

## JEPPIAAR INSTITUTE OF TECHNOLOGY

"Self-Belief | Self Discipline | Self Respect"



DEPARTMENT

OF

## ELECTRONICS AND COMMUNICATION ENGINEERING

# LECTURE NOTES EC8351 – ELECTRONIC CIRCUITS 1 (Regulation 2017)

Year/Semester: II/03 2021 – 2022

Prepared by Ms.S.SUREKHA Assistant Professor/ECE

## **SYLLABUS**

#### EC8351

#### **ELECTRONIC CIRCUITS 1**

LTPC 3003

#### **OBJECTIVES:**

- To understand the methods of biasing transistors
- To design and analyze single stage and multistage amplifier circuits
- To analyze the frequency response of small signal amplifiers
- To design and analyze the regulated DC power supplies.
- To troubleshoot and fault analysis of power supplies

#### UNIT I BIASING OF DISCRETE BJT, JFET AND MOSFET

BJT-Need for biasing — DC Load Line and Bias Point — DC analysis of Transistor circuits — Various biasing methods of BJT — Bias Circuit Design — Thermal stability — Stability factors — Bias compensation techniques using Diode, thermistor and sensistor — Biasing BJT Switching Circuits- JFET — DC Load Line and Bias Point — Various biasing methods of JFET — JFET Bias Circuit Design — MOSFET Biasing — Biasing FET Switching Circuits.

#### **UNIT II BJT AMPLIFIERS**

Small Signal Hybrid p equivalent circuit of BJT — Early effect — Analysis of CE, CC and CB amplifiers using Hybrid p equivalent circuits — AC Load Line Analysis- Darlington Amplifier — Bootstrap technique — Cascade, Cascode configurations — Differential amplifier, Basic BJT differential pair — Small signal analysis and CMRR.

#### UNIT III SINGLE STAGE FET, MOSFET AMPLIFIERS

Small Signal Hybrid p equivalent circuit of FET and MOSFET — Analysis of CS, CD and CG amplifiers using Hybrid p equivalent circuits — Basic FET differential pair- BiCMOS circuits.

#### UNIT IV FREQUENCY RESPONSE OF AMPLIFIERS

Amplifier frequency response — Frequency response of transistor amplifiers with circuit capacitors — BJT frequency response — short circuit current gain — cut off frequency — fa, fß and unity gain bandwidth — Miller effect — frequency response of FET — High frequency analysis of CE and MOSFET CS amplifier — Transistor Switching Times.

#### UNIT V POWER SUPPLIES AND ELECTRONIC DEVICE TESTING

Linear mode power supply — Rectifiers — Filters — Half-Wave Rectifier Power Supply — Full- Wave Rectifier Power Supply — Voltage regulators: Voltage regulation — Linear series, shunt and switching Voltage Regulators — Over voltage protection — BJT and MOSFET — Switched mode power supply (SMPS) — Power Supply Performance and Testing — Troubleshooting and Fault Analysis, Design of Regulated DC Power Supply.

TOTAL: 45 PERIODS

## **OUTCOMES:**

After studying this course, the student should be able to:

 $\bullet Acquire knowledge of <math display="inline">\clubsuit Working principles, characteristics and applications of BJT and$ 

FET  $\mbox{\sc Fe}$  Frequency response characteristics of BJT and FET amplifiers

•Analyze the performance of small signal BJT and FET amplifiers - single stage and multi stage amplifiers

•Apply the knowledge gained in the design of Electronic circuits

## **TEXT BOOKS:**

1. Donald. A. Neamen, Electronic Circuits Analysis and Design, 3rd Edition, Mc Graw Hill Education (India) Private Ltd., 2010. (Unit I-IV)

2. Robert L. Boylestad and Louis Nasheresky, —Electronic Devices and Circuit Theoryl, 11thEdition, Pearson Education, 2013. (Unit V)

## **REFERENCES**

1. Millman J, Halkias.C.and Sathyabrada Jit, Electronic Devices and Circuits, 4th Edition, Mc Graw Hill Education (India) Private Ltd., 2015.

2. Salivahanan and N. Suresh Kumar, Electronic Devices and Circuits, 4th Edition, , Mc Graw Hill Education (India) Private Ltd., 2017.

3. Floyd, Electronic Devices, Ninth Edition, Pearson Education, 2012.

4. David A. Bell, Electronic Devices & Circuits, 5th Edition, Oxford University Press, 2008.

5. Anwar A. Khan and Kanchan K. Dey, A First Course on Electronics, PHI, 2006.

6. Rashid M, Microelectronics Circuits, Thomson Learning, 2007

#### UNIT I

#### **1.1 Introduction**

BJT consists of 2 PN junctions. It has three terminals: emitter, base and collector. Transistorcan be operated in three regions, namely cut-off, active and saturation by applying proper biasing conditions.



Region of Operation	Emitter Base Junction	Collector Base Junction
Cut-off	Reverse biased	Reverse biased
Active	Forward biased	Reverse biased
Saturation	Forward biased	Forward biased

- Active:
  - Most important mode, e.g. for amplifier operation and switching application
  - The region where current curves are practically flat.
- Saturation:
  - Barrier potential of the junctions cancels each other out causing a virtual short.
  - Ideal transistor behaves like a closed switch.
- Cutoff:
  - Current reduced to zero
  - Ideal transistor behaves like an open switch.

In order to operate transistor in the desired region we have to apply external d.c. voltages of correct polarity and magnitude to the two junctions of the transistor. This is nothing but the biasing of the transistor.

When we bias a transistor we establish a certain current and voltage conditions for the transistor. These conditions are known as operating conditions or d.c. operating point or quiescent point. The operating point must be stable for proper operation of the transistor. However, the operating point shifts with changes in transistor parameters such as  $\beta$ , Ico and  $V_{BE}$ . As transistor parameters are temperature dependent, the operating point also varies with changes in temperature.

#### 1.2 Need for biasing



except that it is inverted

#### Fig.1.1 (a)

Bias establishes the DC operating point for proper linear operation of an amplifier. If an amplifier is not biased with correct DC voltages on the input and output, it can go into saturation or cutoff when an input signal is applied. Figure 1.1 shows the effects of proper and improper DC biasing of an inverting amplifier. In part (a), the output signal is an amplified replica of the input signal except that it is inverted, which means that it is  $180^{\circ}$  out of phase with the input. The output signal swings equally above and below the dc bias level of the output, V<sub>DC(out)</sub>.





(c) Nonlinear operation: output voltage limited (clipped) by saturation



Improper biasing can cause distortion in the output signal, as illustrated in parts (b) and (c). Part (b) illustrates limiting of the positive portion of the output voltage as a result of a Q-point (dc operating point) being too close to cutoff.

Part (c) shows limiting of the negative portion of the output voltage as a result of a de operating point being too close to saturation.

#### 1.3 Load line and Variation of quiescent point

Biasing is the application of dc voltages to establish a fixed level of current and voltage. For transistor amplifiers the resulting dc current and voltage establish an operating point on the characteristics that define the region that will be employed for amplification of the applied signal. Since the operating point is a fixed point on the characteristics, it is also called the quiescent point (abbreviated Q-point). The operating point of a device, also known as bias point, quiescent point, or Q-point, is the point on the output characteristics that shows the DC collector–emitter voltage ( $V_{ce}$ ) and the collector current ( $I_c$ ) with no input signal applied.

Consider the fixed bias circuit,



Fig 1.2

We have,

$$I_{C} = \frac{V_{CC} - V_{CE}}{R_{C}} = \frac{V_{CC}}{R_{C}} - \left[\frac{1}{R_{C}}\right] V_{CE}$$
$$= -\left[\frac{1}{R_{C}}\right] V_{CE} + \frac{V_{CC}}{R_{C}}$$

We can draw a straight line on the graph of  $I_C$  versus  $V_{CE}$  which is having slope -1/Rc.To determine the two points on the line we assume  $V_{CE} = V_{CC}$  and  $V_{CE} = 0$ 

a) When  $V_{CE} = V_{CC}$ ;  $I_C = 0$  and we get a point A

b) When  $V_{CE}=0$ ;  $I_C=V_{CC}/R_C$  and we get a point B

The figure below shows the output characteristic curves for the transistor in CE mode. The DC load line is drawn on the output characteristic curves. **Load line -** To draw load line, we have to find saturation current and the cutoff voltage.

**Saturation point** - The point at which the load line intersects the characteristic curve near the collector current axis is referred to as the **saturation point**. At this point of time, the current through the transistor is maximum and the voltage across collector is minimum for a given value of load. So, saturation current for the fixed bias circuit, Ic (sat) = Vcc/Rc.

**Cutoff point** -The point where the load line intersects the cutoff region of the collector curves is referred as the cutoff point (i.e. end of load line). At this point, collector current is

approximately zero and emitter is grounded for fixed bias circuit. so, Vce(cut) = Vc = Vcc**Operating point** - The "**Q point**" for a transistor amplifier circuit is the point along its operating region in a "quiescent ", where no input signal gets amplified.

The figure below shows the output characteristic curves for the transistor in CE mode with points A and B, and line drawn between them. The line drawn between points A and B is called d.c load line. The d.c word indicates that only d.c conditions are considered, i.e input signal is assumed to be zero.



The d.c load line is a plot of  $I_C$  versus  $V_{CE}$ . For a given value of Rc and a given value of Vcc. So, it represents all collector current levels and corresponding collector emitter voltages that can exist in the circuit. Knowing any one of Ic,  $I_B$ , or  $V_{CE}$ , it is easy to determine the other two from the load line. The slope of the d.c load line depends on the value of  $R_C$ . It is the negative and equal to reciprocal of the  $R_C$ .

Applying KVL to the base circuit, we get

$$V_{CC} - I_B R_B - V_{BE} = 0$$
$$I_B R_B = V_{CC} - V_{BE}$$
$$I_B = \frac{V_{CC} - V_{BE}}{R_B}$$

The intersection of curves of different values  $I_B$  of with d.c load line gives different operating points. For different values of  $I_B$ , we have different intersection points such as P, Q and R.

#### Selection of operating point

The operating point can be selected at different positions on the d.c load line, near saturation region, near cut-off region or at the centre, i.e in the active region. The selection of operating point will depend on its application. When transistor is used as an amplifier, the Q point should be selected at the center of the d.c. load line to prevent any possible distortion in the amplified output signal.

#### Case 1

Biasing circuit is designed to fix a Q point at point P which is very near to the saturation region. It results collector current is clipped at the positive half cycle. i.e. distortion is present at the output. Therefore, point P is not a suitable operating point.





#### Case 2

Biasing circuit is designed to fix a Q point at point R as shown in Fig. Point R is very near to the cut-off region. Here, the collector current is clipped at the negative half cycle. So, point R is also not a suitable operating point.



Fig 1.5

#### Case 3

Biasing circuit is designed to fix a Q point at point Q as shown in Fig.. The output signal is sinusoidal waveform without any distortion. Thus point Q is the best operating point.





#### **DC Load Line (Example)**



Fig 1.7

The figure 1.7 shows the biasing of transistor in common emitter configuration.

In Figure 1.8, we assign three values to  $I_B$  and observe what happens to  $I_C$  and  $V_{CE}$ . First,  $V_{BB}$  is adjusted to produce an  $I_B$  of 200 A, as shown in Figure 1.8(a), Since  $I_C = \beta_{DC} I_B$ , the collector current is 20 mA, as indicated, and

 $V_{CE} = V_{CC} - IcRc = 10 \text{ V} - (20 \text{ mA}) (220 \Omega) = 10 \text{ V} - 4.4 \text{ V} = 5.6 \text{ V}$ 

This Q-point is shown on the graph of Figure 1.3(b) as Q1.

Next, as shown in Figure 1.8(b),  $V_{BB}$  is increased to produce an  $I_B$  of 300  $\mu$ A and an Ic of 30mA.

 $V_{CE} = 10 \text{ V} - (30 \text{ mA}) (220 \Omega) = 10 \text{ V} - 6.6 \text{ V} = 3.4 \text{ V}$ 

The Q-point for this condition is indicated by Q2 on the graph.

Finally. as in Figure 1.8 (c),  $V_{BB}$  is increased to give an  $I_B$  of 400  $\mu$ A and an Ic of 40 mA.

 $V_{CE} = 10 \text{ V} - (40 \text{ mA}) (220 \Omega) = 10 \text{ V} - 8.8 \text{ V} = 1.2 \text{ V}$ 

Q3 is the corresponding Q-point on the graph.



Figure 1.8

Notice that when  $I_B$  increases, Ic increases and  $V_{CE}$  decreases. When  $I_B$  decreases, Ic decreases and  $V_{CE}$  increases. As  $V_{BB}$  is adjusted up or down, the dc operating point of the transistor moves along a sloping straight line, called the DC load line, connecting each separate Q-point.



Figure 1.9

At any point along the line, values of  $I_B$ , Ic, and  $V_{CE}$  can be picked off the graph, as shown in Figure 1.9.

The dc load line intersects the  $V_{CE}$  axis at 10 V. The point where  $V_{CE} = V_{CC}$ . This is the transistor cutoff point because  $I_B$  and  $I_C$  are zero (ideally). Actually, there is a small leakage current,  $I_{CBO}$ , at cutoff as indicated, and therefore  $V_{CE}$  is slightly less than 10 V but normally this can be neglected.

The dc load line intersects the I<sub>C</sub> axis at 45.5 mA ideally. This is the transistor saturation point because I<sub>C</sub> is maximum at the point where  $V_{CE} = 0$  V and  $I_C = V_{CC} / R_C$ .

Actually, there is a small voltage ( $V_{CE (sat)}$ ) across the transistor, and  $I_{C(sat)}$  is slightly less than 45.5 mA, as indicated in Figure 1.4. Note that Kirchhoff's voltage law applied around the collector loop gives,

$$V_{CC} - I_C R_C - V_{CE} = 0.$$

These results in a straight line equation for the load line of the form y = mx + b as follow:

$$I_C = -(1/R_C) V_{CE} + V_{CC} / R_C$$

Where,  $-(1/R_c)$  is the slope and  $V_{CC}/R_c$  is the y-axis intercept point.

#### Variation of quiescent point due to hFE variation within manufacturers tolerance

It is clear that the biasing circuit should be designed to fix the operating point or Q point at the center of the active region. But only fixing of the operating point is not sufficient. While designing the biasing circuit, care should be taken so that the operating point will not shift into an undesirable region (i.e. into cut-off or saturation region). Designing the biasing circuit to stabilize the Q point is known as bias stability.

Two important factors are to be considered while designing the biasing circuits which are responsible for, shifting the operating point.

#### I. Temperature

1) Ico: The flow of current in the circuit produces heat at the junctions. This heat increases the temperature at the junctions". We know that the minority carriers are temperature dependent. They increase with the temperature. The increase in the minority carriers increases the leakage current  $I_{CEO}$ ,

$$I_{CEO} = (1 + \beta) I_{CBO}$$

Specifically,  $I_{CB0}$  doubles for every 10°C rise in temperature. Increase in  $I_{CE0}$  in turn increases the collector current

$$I_{\rm C} = \beta I_{\rm B} + I_{\rm CEO}$$

The increase in  $I_C$  further raises the temperature at the collector junction and the same cycle repeats. This excessive increase in  $I_C$  shifts the operating point into the saturation region, changing the operating condition set by biasing circuit.

As the power dissipated within a transistor is predominantly the Power dissipated at its collector base junction, the power dissipation is given as

$$P_D = V_C I_C$$

The increase in the collector current increases the power dissipated at the collector junction. This, in turn further increases the temperature of the junction and hence increases the collector current. The process is cumulative. The excess heat produced at the collector base junction may even burn and destroy the transistor. This situation is called 'Thermal runaway' of the transistor. For any transistor, maximum Power dissipation is always a fixed value. That is known as maximum power dissipation rating of a transistor. This value is specified by the manufacturer in data sheet. If this limit is crossed, the device will fail.

2)  $V_{BE}$ : Base to emitter voltage  $V_{BE}$  changes with temperature at the rate of 2.5mV/°C Base current,  $I_B$  depends upon  $V_{BE}$ . As base current  $I_B$  depends on  $V_{BE}$ , and Ic depends on  $I_B$ , Ic depends on  $V_{BE}$ . Therefore collector current Ic. Change with temperature due to change in  $V_{BE}$ . The change in collector current change the operating point.

**3**) $\beta$ dc:  $\beta$ dc of the transistor is also temperature dependent. As  $\beta$ dc varies, Ic also varies, since Ic =  $\beta$ I<sub>B</sub>. The change in collector current change the operating point. Therefore, to avoid thermal instability, the biasing circuit should be designed to provide a degree of temperature stability i.e. even though there are temperature changes, the changes in the transistor parameters (V<sub>CE</sub>, I<sub>CQ</sub>, P<sub>D</sub>max) should be very less so that the operating point shifting is minimum in the middle of the active region.

#### II) Transistor current gain h<sub>FE</sub>/β

Eventhough there is tremendous advancement in semiconductor technology, there are changes in the transistor parameters among different units of the same type, same number. This means if we take two transistor units of same fire (i.e. same number, construction, parameter specified etc.) and use them in the circuit, there is change in the  $\beta$  value in actual practice. The biasing circuit is designed according to the required  $\beta$  value. But due to change in  $\beta$  from unit to unit, the operating point may shift

Figure shows the common emitter output characteristics for two transistors of the same type. The dashed characteristics are for a transistor whose p is much larger than that of the transistor represented by the solid curves.

So for stabilizing the operating point the factors discussed so far should be considered while designing the biasing circuit.



Figure: Common emitter output characteristics

#### **1.4 BIASING METHODS**

The common biasing circuits used in the bipolar transistor amplifiers are

- 1. Fixed bias
- 2. Collector-to-base bias
- 3. Fixed bias with emitter resistor

- 4. Voltage divider bias
- 5. Emitter bias

#### **1.5 Fixed Bias (Base Resistor Bias)**



The Figure shows the fixed bias circuit. It is the simplest d.c. bias configuration. For the d.c. analysis we can replace capacitor with an open circuit because the reactance of a capacitor for d.c. is

$$X_{\rm C} = 1 / 2\pi \, {\rm fC} = 1 / 2\pi (0) \, {\rm C} = \infty.$$

In the base circuit,

Apply KVL, we get

Therefore,

$$V_{CC} = I_B R_B + V_{BE}$$

$$I_B = (V_{CC} - V_{BE})/R_B$$
  
For a given transistor, V<sub>BE</sub> does not vary significantly during use. As V<sub>CC</sub> is of fixed value, on selection of R<sub>B</sub>, the base current I<sub>B</sub> is fixed. Therefore this type is called *fixed bias* type of circuit.

**In the Collector circuit** Apply KVL, we get

Therefore,

$$V_{CC} = I_C R_C + V_{CE}$$
$$V_{CE} = V_{CC} - I_C R_C$$

The common-emitter current gain of a transistor is an important parameter in circuit design, and is specified on the data sheet for a particular transistor. It is denoted as  $\beta$ .

$$I_{C} = \beta I_{B}$$

$$I_{C} = \frac{V_{CC} - V_{CE}}{R_{C}}$$

$$V_{CE} = V_{C} - V_{E}$$

$$V_{BE} = V_{B} - V_{E}$$

$$V_{BE} = V_{B}$$

In this circuit  $V_E = 0$ 

$$V_{CE} = V_C$$

Stability factor S for Fixed bias circuit **Stability Factor S** 

$$I_B \cong \frac{V_{CC}}{R_B}$$

When  $I_B$  changes by  $\partial I_B$ ,  $V_{CC}$  and  $V_{BE}$  are unaffected.

 $\therefore \frac{\partial I_B}{\partial I_C} = 0 \quad \because I_C \text{ is not present in the equation.}$ 

Substituting this value in equation , we get,

$$S = \frac{1+\beta}{1-\beta(\partial I_B / \partial I_C)} = \frac{1+\beta}{1-0}$$

**Merits:** 

...

- It is simple to shift the operating point anywhere in the active region by merely changing the base resistor  $(R_B)$ .
- A very small number of components are required.

 $S = 1 + \beta$ 

#### **Demerits:**

- The collector current does not remain constant with variation in temperature or power supply voltage. Therefore the operating point is unstable.
- Changes in  $V_{be}$  will change  $I_B$  and thus cause  $R_E$  to change. This in turn will alter the gain of the stage.
- When the transistor is replaced with another one, considerable change in the value of  $\beta$  can be expected. Due to this change the operating point will shift.
- For small-signal transistors (e.g., not power transistors) with relatively high values of  $\beta$  (i.e., between 100 and 200), this configuration will be prone to thermal runaway. In particular, the stability factor, which is a measure of the change in collector current with changes in reverse saturation current, is approximately  $\beta$ +1. To ensure absolute stability of the amplifier, a stability factor of less than 25 is preferred, and so small-signal transistors have large stability factors.

#### Usage:

Due to the above inherent drawbacks, fixed bias is rarely used in linear circuits (i.e., those circuits which use the transistor as a current source). Instead, it is often used in circuits where transistor is used as a switch. However, one application of fixed bias is to achieve crude automatic gain control in the transistor by feeding the base resistor from a DC signal derived from the AC output of a later stage.

#### **Problems**

1. Design the fixed bias circuit from the load line given in the figure.



Solution : From the load line we have,

- $V_{CC} = 20 V$   $\frac{V_{CC}}{R_C} = 10 \times 10^{-3} \qquad \therefore \quad R_C = \frac{20}{10 \times 10^{-3}} = 2 K$ We have,  $I_B = \frac{V_{CC} V_{BE}}{R_B}$   $\therefore \qquad R_B = \frac{V_{CC} V_{BE}}{I_B} = \frac{20 0.7 V}{40 \times 10^{-6}}$   $= 482.5 k\Omega$
- 2. For the circuit shown in figure. Calculate  $I_B, I_C, V_{CE}, V_B, V_C$  and  $V_{BC}$ . Assume  $V_{BE} = 0.7V$  and  $\beta = 50$ .



The negative voltage  $V_{BC}$  indicates that base-collector junction is reverse biased. 3. Design a fixed biased circuit using a silicon transistor having  $\beta$  value of 100. Vcc is 10 V

2021-2022

and dc bias conditions are to be  $V_{CE} = 5$  V and  $I_C = 5$  mA,



#### Solution

Applying KVL to collector circuit,

$$V_{CC} - V_{CE} - I_C R_C = 0$$
  

$$\therefore R_C = \frac{V_{CC} - V_{CE}}{I_C} = \frac{10 - 5}{5 \text{ mA}} = 1 \text{ K}$$
  

$$I_B = \frac{I_C}{\beta} = \frac{5 \text{ mA}}{100} = 50 \text{ }\mu\text{A}$$

Applying KVL to base circuit,

$$V_{CC} - I_B R_B - V_{BE} = 0$$
  
 $R_B = \frac{V_{CC} - V_{BE}}{I_B} = \frac{10 - 0.7}{50 \,\mu A} = 186 \,k\Omega$ 

4. Calculate the operating point (Q-point)



Base biased CE connection

$$I_{B} = \frac{V_{BB} - V_{BE}}{R_{B}} = \frac{14.3V}{500K\Omega} = 29\mu A$$

$$\begin{split} I_C &= \beta_{dc} * I_B = 100 * 29 \mu A = 2.9 \ mA \\ V_{CE} &= V_{CC} - (I_C * R_C) = 15 V - (2.9 \ mA * 3 K \Omega) = 6.3 V \end{split}$$

By plotting  $I_C$  (2.9 mA) and  $V_{CE}$  (6.3V), we get the operation point ----> Q-point (quiescent point).



Collector curve with load line and Q – point 5. Draw the load line and Q-point.



base biased CE connection,  $\beta$ =50

Solution:

$$I_{B} = \frac{V_{BB} - V_{BE}}{R_{B}} = 0.043 \text{mA}$$
$$I_{C} = I_{B} * \beta = 2.15 \text{ mA}$$
$$V_{CE} = V_{CC} - (R_{C} * I_{C}) = 5.7 \text{V}$$

$$I_{C (sat)} = \frac{V_{CC}}{R_{C}} = 5mA$$

$$V_{CE (cut)} = V_{CC} = 3.0V$$

$$I_{C/mA}$$

$$I_{C} = \frac{V_{CC}}{R_{C}} = 5mA$$

$$V_{CE (cut)} = V_{CC} = 3.0V$$

$$I_{C} = \frac{V_{CC}}{R_{C}} = \frac{1}{2}$$

$$I_{C} = \frac{V_{CC}}{R_{C}} = \frac{1}{2}$$

$$I_{C} = \frac{V_{CC}}{R_{C}} = \frac{1}{2}$$

## 1.6 Requirements of a biasing circuit

- 1.Emitter base junction must be forward biased and collector base junction must be reverse biased. That means the transistor should be operated in the middle of the active region or Q point should be fixed at the centre of the active region.
- 2. Circuit design should provide a degree of temperature stability.
- 3. Q point should be made independent of the transistor parameters such as  $\beta$ .

To maintain the Q point stable by keeping  $I_C$  and  $V_{CE}$  constant so that the transistor will always work in active region, the following techniques are normally used,

- 1. Stabilization technique
- 2. Compensation technique

#### 1.7 Method of stabilizing the Q point

#### **Stabilization technique:**

It refers to the use of resistive biasing circuits which allow  $I_B$  to vary so as to keep  $I_C$  relatively constant with variations in  $I_{CO}$ ,  $\beta$  and  $V_{BE}$ .

#### **Compensation technique:**

It refers to the use of temperature sensitive devices such as diodes, transistors, thermistors which provide compensating voltage and current to maintain Q point stable.

#### **1.8 Stability Factors**

It is defined as the degree of change in operating point due to variation in temperature. There are three variables which are temperature dependent. Three stability factors are defined as follows,

#### **Stability factor S:**

For a common emitter configuration collector current is given as,

 $I_C = \beta I_B + I_{CEO}$ or  $I_C = \beta I_B + (I_CEO)$ 

 $I_{\rm C} = \beta I_{\rm B} + (1+\beta) I_{\rm CBO}$ 

When  $I_{CBO}$  changes by  $\Delta\,I_{CBO},\,I_B$  changes by  $\partial\,I_B$  and  $I_C$  changes by  $\partial\,I_C$  . equation becomes,

$$\partial I_{C} = \beta \partial I_{B} + (1+\beta) \partial I_{CBO}$$

$$\therefore \qquad 1 = \beta \frac{\partial I_{B}}{\partial I_{C}} + (1+\beta) \frac{\partial I_{CBO}}{\partial I_{C}}$$

$$\therefore \qquad 1 - \beta \frac{\partial I_{B}}{\partial I_{C}} = (1+\beta) \frac{\partial I_{CBO}}{\partial I_{C}}$$

$$\therefore \qquad \frac{\partial I_{CBO}}{\partial I_{C}} = \frac{1 - \beta (\partial I_{B} / \partial I_{C})}{1+\beta}$$

$$S = \frac{\partial I_{C}}{\partial I_{CBO}}$$
$$S = \frac{(1+\beta)}{1-\beta(\partial I_{B}/\partial I_{C})}$$

The above equation can be considered as a standard equation for the derivation of stability factors of other biasing circuits. Stability factor  $\mathbf{S'}_{:}$ 

$$S' = \frac{\hat{\partial} I_{C}}{\partial V_{BE}} \Big|_{I_{CO},\beta \text{ constant}}$$
$$I_{C} = \beta I_{B} + (\beta + 1) I_{CBO}$$

Stability factor S<sup>"</sup>:

 $S^{*} = \left. \frac{\partial I_{C}}{\partial \beta} \right|_{V_{BE}, \ I_{CO} \ constant}$ 

From equation (1.7.7) we have  $I_C = \frac{\beta V_{CC}}{R_B} - \frac{\beta V_{BE}}{R_B} + (\beta + 1) I_{CBO}$ 

$$\begin{array}{l} \frac{\partial I_{C}}{\partial \beta} = \left( \frac{V_{CC}}{R_{B}} - \frac{V_{BE}}{R_{B}} \right) + I_{CBO} = I_{B} + I_{CBO} = \frac{I_{C}}{\beta} \\ \\ \frac{\partial I_{C}}{\partial \beta} = \frac{I_{C}}{\beta} \quad \text{Since } I_{B} = \frac{I_{C}}{\beta} \text{ and } I_{B} >> I_{CBO} \end{array}$$

#### **Relation between S and S":**

4.

We know that  $S = 1+\beta$  and  $S'' = I_C/\beta$ Multiplying numerator and denominator by  $(1+\beta)$ ,  $S'' = I_C(1+\beta)$ 

$$\frac{\overline{\beta(1+\beta)}}{S^{"} = I_C S}$$
$$\overline{\beta(1+\beta)}$$

#### **1.9** Collector to Base Bias



Figure shows the dc bias with voltage feedback. It is also called as collector to base bias circuit. It is an improvement over fixed bias method. In this, biasing resistor is connected between collector and base of the transistor to provide feedback path.

## Circuit analysis:

#### **Base circuit:**

Consider the base circuit and applying voltage law then we get,

$$\begin{split} V_{CC} &= (I_B + I_C) R_C - I_B R_B - V_{BE} = 0 \\ V_{CC} &= (R_B + R_C) I_B + I_C R_C + V_{BE} \\ &= (R_B + R_C) I_B + \beta I_B R_C + V_{BE} \\ I_B &= \frac{V_{CC} - V_{BE}}{R_B + (1 + \beta) R_C} \\ \end{split}$$

0

Only the difference between the equation for  $I_B$  and that obtained for fixed bias configuration is  $\beta R_{C_i}$  so the feedback path results in a reflection of the resistance  $R_C$  to the input circuit.

#### **Collector circuit:**

Applying KVL to the collector circuit,

$$V_{CC} - (I_C + I_B) R_C - V_{CE} = V_{CE} = V_{CC} - (I_C + I_B) R_C$$

If there is a change in  $\beta$  due to piece to piece variation between transistors or if there is a change in  $\beta$  and I<sub>CO</sub> due to the change in temperature. So collector current tends to increase. As a result, voltage drop across R<sub>C</sub> increases. Due to reduction in V<sub>CE</sub>, I<sub>B</sub> reduces. The result is that the circuit tends to maintain a stable value of collector current, keeping the Q point fixed.

In this circuit,  $R_B$  appears directly across input and output. A part of output is feedback to the input. And increase in collector current decreases the base current. So negative feedback exists in the circuit. It is also called as voltage feedback bias circuit.

#### **1.10 Modified collector to base bias circuit:**



To improve the level of stability, emitter resistance is connected in this circuit. **Base circuit:** 

 $\begin{array}{ll} \mbox{Applying KVL to base circuit,} \\ V_{CC} - (I_C + I_B) \mbox{ RC} - I_B R_B - V_{BE} - I_E R_E = 0 \\ I_B = & V_{CC} - V_{BE} \end{array}$ 

$$R_B + (1+\beta)(R_C + R_E)$$

$$I_{\rm B} = V_{\rm CC} - V_{\rm BE}$$

 $\overline{R_B + \beta (R_C + R_E)}$ 

Only difference between the equation for  $I_B$  and that obtained for the fixed bias configuration is the term  $\beta$  ( $R_C + R_E$ ).So feedback path results in a reflection of the resistance  $R_C$  back to the input circuit.

In general,

 $I_B = V'$ 

$$R_B + \beta R$$

Where  $V' = V_{CC} - V_{BE}$ 

R' = 0 for fixed bias

 $R' = R_E$  for emitter bias

 $R' = R_C$  for collector to base bias

 $R' = R_C + R_E$  for collector to base bias with  $R_E$ 

#### **Collector circuit:**

Applying KVL to collector circuit,

$$\begin{split} V_{CC} &- \left(I_C {+} I_B\right) RC - V_{CE} {-} I_E R_E = 0 \\ V_{CE} &= V_{CC} {-} I_E \left(R_C {+} R_E\right) \end{split}$$

#### Stability factor S for collector to base bias circuit:

 $V_{CC} = I_C RC - I_{B}(R_B + R_C) + V_{BE}$ When  $I_{CBO}$ ,  $I_B$  and  $I_C$  changes with no effect on VCC and  $V_{BE}$ , the equation becomes,

## $S = 1+\beta$

## $\overline{1+\beta \left(R_{C}/\left(R_{C}+R_{B}\right)\right)}$

Collector to base bias circuit is having lesser stability factor than for fixed bias circuit. So this circuit provides better stability than fixed bias circuit.

#### Problem 1:

Locate the operating point of the given circuit with  $V_{CC} = 15V$ ,  $h_{fe} = 200$ .



## Solution:

 $I_{BQ} = V_{CC} - V_{BE}$ 

$$\overline{R_{B}+(1+\beta)(R_{C}+R_{E})}$$

= 15-0.7

 $\overline{\begin{array}{c} 630^{*}10^{3}+(1+200)~(4.7^{*}10^{3}+680) \\ I_{CQ} = \beta~I_{BQ} = 200^{*}8.356^{*}10^{-6} \\ = 1.6712 mA \\ I_{EQ} = I_{CQ} + I_{BQ} = 1.6712^{*}10^{-3} + 8.356^{*}10^{-6} \\ = 1.68 mA \\ V_{CEQ} = V_{CC} - I_{E}~(R_{C}+R_{E}) \\ = 15 - 1.68^{*}10^{-3}~(4.7^{*}10^{3}+680) \\ = 5.96 V \end{array}$ 

#### **1.11 Voltage divider bias circuit:**



Figure shows the voltage divider bias circuit. In this, biasing is provided by three resistors  $R_1$ ,  $R_2$  and  $R_E$ . The resistors  $R_1 \& R_2$  act as a potential divider giving a fixed voltage to base. If collector current increases due to change in temperature or change in  $\beta$ , emitter current  $I_E$  also increases and voltage drop across  $R_E$  increases thus reducing the voltage difference between base and emitter. Due to reduction in base emitter voltage, base current and collector current reduces. So we can say that negative feedback exists in emitter bias circuit. This reduction in collector current compensates for the original change in  $I_C$ .

Circuit analysis:

Base circuit:



Fig. Base circuit

Let us consider the base circuit as shown in above figure. Voltage across  $R_2$  is base voltage  $V_B$ . Applying voltage divider rule to find  $V_B$ ,

$$V_{B} = R_{2} (I)$$

$$= R_{2} (I)$$

$$= R_{2}$$

$$= R_{2}$$

$$= R_{2} * V_{CC} \text{ with } I >> I_{B}$$

**Collector circuit:** 



Fig. Divider biased

Let us consider the collector circuit as shown in above figure. Voltage across  $R_{\rm E}$  can be obtained as,

$$\begin{split} V_E &= I_E R_E = V_B \text{ - } V_{BE} \\ I_E &= V_B \text{ - } V_{BE} \end{split}$$

 $\overline{R_E}$ Apply KVL to collector circuit,  $V_{CE} = V_{CC} - I_C R_C - I_E R_E$ 

Simplified circuit of voltage divider bias:



Fig. The venin's equivalent circuit for voltage divider bias From above figure,  $R_1$  and  $R_2$  are replaced by  $R_B$  and  $V_T$ . Where  $R_B$  is the parallel combination of R=1 and R<sub>2</sub>

 $V_T$  is the thevenin's voltage

$$\mathbf{R}_{\mathrm{B}} = \frac{\mathbf{R}_{1} \, \mathbf{R}_{2}}{\mathbf{R}_{1} + \mathbf{R}_{2}}$$

Apply KVL,

2021-2022

$$V_T = I_B R_B + V_{BE} + I_E R_E$$
  
 $V_T = V_{BE} + (R_B + R_E) I_B + I_C R_E$   
 $V_{BE} = V_T - (R_B + R_E) I_B - I_C R_E$ 

## Problem 1:

For the given circuit  $\beta$ =100 for silicon transistor. Calculate V<sub>CE</sub> and I<sub>C</sub>.



Solution:

$$V_{T} \equiv \frac{R_{2}}{R_{1} + R_{2}} V_{CC} = \frac{5 \times 10^{3}}{10 \times 10^{3} + 5 \times 10^{3}} \times 10 = 3.33 \text{ V}$$
$$R_{B} = \frac{10 \times 5}{10 + 5} = 3.33 \text{ k}\Omega$$

scoplying KVL to the base circuit we get,

$$V_{T} - I_{B}R_{B} - V_{BE} - (1+\beta) I_{B} R_{E} = 0$$

$$I_{B} = \frac{V_{T} - V_{BE}}{R_{B} + (1+\beta) R_{E}} = \frac{3.33 - 0.7}{3.33 \times 10^{3} + (101)500} = 48.86 \ \mu A$$

$$I_{C} = \beta I_{B} = 100 \times 48.86 \ \mu A = 4.886 \ m A$$

$$I_{E} = 4.935 \ m A$$

Applying KVL to collector circuit we have,

$$V_{CE} = V_{CC} - I_C R_C - I_E R_E$$
  
= 10-4.886×1-4.935×0.5 = 2.6465 V

## Problem 2:

For the given figure find Q point with  $V_{CC} = 15V$ ,  $V_{BE} = 0.7V$  and  $\beta = 100$ .



...

Solution:

$$V_T \cong \frac{R_2}{R_1 + R_2} V_{CC} = \frac{100 \times 10^3}{100 \times 10^3 + 100 \times 10^3} \times 15 = 7.5 V$$
  
 $R_B = 100 \text{ K} \parallel 100 \text{ K} = 50 \text{ K}$ 

Applying KVL to the base circuit we get,

$$V_{T} - I_{B}R_{B} - V_{BE} - (1+\beta) I_{B} R_{E} = 0$$

$$I_{B} = \frac{V_{T} - V_{BE}}{R_{B} + (1+\beta) R_{E}} = \frac{7.5 - 0.7}{50 \times 10^{3} + (101) 6.8 \times 10^{3}} = 9.23 \ \mu\text{A}$$

$$I_{C} = \beta I_{B} = 100 \times 9.23 \ \mu\text{A} = 0.923 \ \text{mA}$$

$$I_{E} = 0.932 \ \text{mA}$$

Applying KVL to collector circuit we have,

$$V_{CE} = V_{CC} - I_C R_C - I_E R_E = 15 - 0.923 \times 4.3 - 0.932 \times 6.8 = 4.6935 V$$

Therefore, Q point :  $I_{\rm CQ}$  = 0.923 mA and V  $_{\rm CEO}$  = 4.6935 V.

Stability factor for voltage divider bias: Stability factor S:



Fig. Thevenin's equivalent circuit for voltage divider bias

For determining stability factor S for voltage divider bias, consider the equivalent circuit. Thevenin's voltage is given by,

$$\mathbf{V}_{\mathrm{T}} = \frac{\mathbf{R}_{2} \times \mathbf{V}_{\mathrm{CC}}}{\mathbf{R}_{1} + \mathbf{R}_{2}}$$

 $R_1$ , R2 are replaced by  $R_B$  which is the parallel combination of  $R_1$  and  $R_2$ .

$$\mathbf{R}_{\mathbf{B}} = \frac{\mathbf{R}_{1} \mathbf{R}_{2}}{\mathbf{R}_{1} + \mathbf{R}_{2}}$$

Apply KVL to base circuit,

$$V_T = I_B R_B + V_{BE} + (I_B + I_C) R_E$$

Differentiating with respect to  $I_C$  and considering  $V_{BE}$  to be independent of  $I_{C}$ ,

$$0 = \frac{\partial I_B}{\partial I_C} \times R_B + \frac{\partial I_B}{\partial I_C} \times R_E + R_E$$
$$\frac{\partial I_B}{\partial I_C} (R_E + R_B) = -R_E$$
$$\frac{\partial I_B}{\partial I_C} = \frac{-R_E}{R_E + R_B}$$

Stability factor S is given by,

$$S = \frac{1+\beta}{1-\beta (\partial I_B/\partial I_C)}$$

From above equation, the following points are observed.

1. The ratio  $R_B/R_E$  controls value of stability factor S. If  $R_B/R_E \ll 1$  then it is reduced to S = (1+ $\beta$ ). 1/(1+ $\beta$ ) = 1

Practically  $R_B/R_E$  not equal to zero. But to have better stability factor S , we have to keep ratio  $R_B/R_E$  as small as possible.

2. To keep  $R_B/R_E$  small, it is necessary to keep  $R_B$  small. Due to small value of  $R_1$  and  $R_2$ , potential divider circuit will draw more current from  $V_{CC}$  reducing the life of the battery. Another important aspect is that reducing  $R_B$  will reduce input impedance of the circuit, since  $R_B$  comes in parallel with the input. This reduction of input impedance in amplifier circuit is not desirable and hence  $R_B$  cannot be made very small.

3. Emitter resistance  $R_E$  is another parameter, it is used to decrease the ratio  $R_B/R_E$ . Drop across  $R_C$  will reduce. This shifts the operating point Q which is not desirable and hence there is limit for increasing  $R_E$ .

While designing voltage divider bias circuit, the following conditions are to be satisfied,

#### – Small

S

R<sub>B</sub> - Reasonably small

R<sub>E</sub> - Not very large

4. If ratio  $R_B/R_E$  is fixed, S increases with  $\beta$ . So stability decreases with increasing  $\beta$ .

5. Stability factor S is essentially independent of  $\beta$  for small value of S.

Substituting the differentiation value of  $I_B/I_C$ ,

$$S = \frac{1+\beta}{1+\beta \left(\frac{R_E}{R_E + R_B}\right)}$$
  
Dividing each term by R<sub>E</sub>,  
$$S = \frac{(1+\beta)(R_E + R_B)}{R_B + R_E + \beta R_E} = \frac{(1+\beta)(R_E + R_B)}{R_B + (1+\beta) R_E}$$
  
$$S = (1+\beta) \frac{1+R_B/R_E}{(1+\beta) + R_B/R_E}$$
  
Problem 1:

For the given circuit,  $V_{CC} = 20V$ ,  $R_C = 2K\Omega$ ,  $\beta = 50$ ,  $V_{BE} = 0.2V$ ,  $R_1 = 100K\Omega$ ,  $R_E = 100\Omega$ . Calculate  $I_B$ ,  $V_{CE}$ ,  $I_C$  and stability factor S.



#### Solution:

 $R_2$  is not given. So assume  $R_2 = 10K\Omega$ 

$$V_{T} = \frac{V_{CC} R_{2}}{R_{1} + R_{2}} = \frac{20 \times 10}{100 + 10} = 1.818 \text{ V}$$

$$R_{B} = R_{1} * R_{2} = 9.09 \text{K}\Omega$$

$$I_{B} = V_{T} - V_{BE} = 114 \mu \text{A}$$

$$R_{B} + (1 + \beta) R_{E} = 114 \mu \text{A}$$

$$I_{C} = \beta I_{B} = 5.7 \text{Ma}$$

$$V_{CE} = V_{CC} - I_{C} R_{C} - (1 + \beta) I_{B} R_{E}$$

$$= 8 \text{V}$$

$$S = 1 + \beta$$

$$\overline{1 + \beta} (R_{E} / (R_{E} + R_{B}))$$

S = 33

#### **1.12 Compensation technique:**

It refers to the use of temperature sensitive devices such as diodes, transistors, thermistors which provide compensating voltage and current to maintain Q point stable.

## **1.12.1 Diode Compensation Techniques**

#### **Compensation for V<sub>BE</sub>:**

#### a) Diode in Emitter Circuit

Diagram shows the voltage divider bias with bias compensation technique.Here, separate supply  $V_{DD}$  is used to keep diode in forward If biased condition. If the diode used in the circuit is of same material and type as the transistor, the voltage across the diode will have the same temperature coefficient as the base to emitter voltage  $V_{BE}$ . So when  $V_{BE}$  changes by  $\partial V_{BE}$  with change in temperature,  $V_D$  changes by  $\partial V_D$  and  $\partial V_D' \approx \partial V_{BE}$ , the changes tend to cancel each other.

Apply\*g KVL to the base circuit of Fig. ,we have



Figure: Stabilization by means of voltage divider bias and diode Compensation Technique

Considering leakage current we have,

$$\begin{split} \mathbf{I}_{\mathrm{C}} &= \beta \mathbf{I}_{\mathrm{B}} + (1+\beta)\mathbf{I}_{\mathrm{CO}} \\ \mathbf{I}_{\mathrm{B}} &= \frac{\mathbf{I}_{\mathrm{C}}}{\beta} + \frac{(1+\beta)\mathbf{I}_{\mathrm{CO}}}{\beta} \end{split}$$

Substituting the value of  $\mathrm{I}_\mathrm{B}$  in equation 1.9.1 we have

As  $V_D$  tracks  $V_{BE}$  with respect to temperature it is clear that  $I_C$  will be insensitive to variations in  $V_{BE}$ 

...

#### Diode in voltage divider circuit



#### Diode compensation in voltage divider bias circuit

 Diode is connected in series with resistance R<sub>2</sub> in the voltage divider circuit and it is forward biased condition.
 For voltage divider bias

$$I_{E} = \frac{V_{B} - V_{BE}}{R_{E}} = \frac{V_{E}}{R_{E}}$$

$$I_{C} \approx \frac{V_{B} - V_{BE}}{R_{E}} \qquad \because I_{C} \approx I_{E}$$

When  $V_{BE}$  changes with temperature,  $I_C$  also changes

- To cancel the changes in  $I_C$ , one diode is used in the circuit for compensation
- The voltage at the base V<sub>B</sub> is give as

$$V_{\rm B} = V_{\rm R2} + V_{\rm D}$$

Substituting this value in equation I<sub>C</sub>, we get,

$$I_C \approx \frac{V_{R2} + V_D - V_{BE}}{R_E}$$

VBE changes by  $\partial$  VBE

 $V_D$  changes by  $\partial V_D$  and  $\partial V_D \approx \partial V_{BE}$ ,

The changes cancel each other, so the collector current is given as

$$I_C \approx \frac{V_{R2}}{R_E}$$

The changes in  $V_{BE}$ . Due to temperature are compensated by changes in the diode voltage which keeps  $I_C$  stable at Q point.

## Compensation for I<sub>CO</sub>

 $\ast$  In germanium transistor changes in  $I_{CO}$  with temperature plays an important role collector current stability

\* The diode is kept at reverse bias condition ,so only leakage current flows

\*  $I_o$  increases then  $I_{CO}$  also increases



Ι

$$= \frac{V_{CC} - V_{BE}}{R_1}$$

and

$$I = I_B + I_O \qquad \therefore \quad I_B = I - I_O$$

For germanium transistor  $V_{BE}$  = 0.2 V, which is very small and neglecting change =  $V_{BE}$  with temperature we can write,

$$I \cong \frac{V_{CC}}{R_1} \cong constant$$

We know,  $I_C = \beta I_B + (1+\beta) I_{CO}$ 

Substituting value of  $\mathrm{I}_{\mathrm{B}}$  in above equation we get,

$$I_{\rm C} = \beta I - \beta I_{\rm O} + (1 + \beta) I_{\rm CO}$$

if  $\beta >>1$  we get,

$$I_{\rm C} = \beta I - \beta I_{\rm O} + \beta I_{\rm CO}$$

Now if  $I_O = I_{CO}$  we get,  $I_C = \beta I$ 

As I is constant ,  $I_C$  also remains constant. We can say that changes by  $I_{CO}$  with temperature are compensated by diode and collector current remains constant

#### 1.12.2 Thermistor Compensation Thermistor Compensation

This method of transistor compensation uses temperature sensitive resistive elements, thermistors than diodes or transistors. It has a negative temperatur coefficient, its resistance decreases exponentiallt with increasing temperature as shown fig.

**slope** of this curve = 
$$\frac{\partial R_T}{\partial T}$$



resistance of thermistor

 $\frac{\partial R_T}{\partial T}$  is the temperature coefficient for thermistor

With increase of temperature  ${}_{,R_{\rm T}}$  decreases. Hence the voltage drop across it also decreases. That is  $V_{BE}$  decreases which reduces  $I_B$ . this will offset the increased collector current with temperature.

 $I_{\rm C} = \beta I_{\rm B} + (1+\beta)I_{\rm CO}$ 

The equation shows if there is increase in  $I_{CO}$  and decrease in  $I_{B} \quad$  keeps  $I_{C}$  almost constant.



Fig (b) shows another thermistor compensation technique . Here, thermistor is connected between emitter and Vcc to minimize the increase in collector current due to changes in ICO, VBE, or beta with temperature  $I_C$  increases with temperature and  $R_T$  decreases with increase in temperature. Therefore, current flowing through RE increases, which increases the voltage drop across it. E - B junction is forward biased. But due to increase in voltage drop across  $R_E$ , emitter is made more positive, which reduces the forward bias voltage  $V_{BE}$ . Hence, bias current reduces.  $I_C$  is given by,

 $I_{C} = \beta I_{B} + (\beta + 1)I_{CO}$ 

As Ico increases with temperature,  $I_B$  decreases and hence. IC remains constant **Sensistor Compensation technique** 







This method of transistor compensation uses temperature sensitive resistive element, sensistors rather than diodes or transistors. It has a positive temperature coefficient, its resistance increases exponentially with increasing temperature as shown in the Fig

Slope of this curve =  $\frac{\partial R_T}{\partial T}$  $\frac{\partial R_T}{\partial T}$  is the temperature c

 $\partial T$  is the temperature coefficient for thermistor and the slope is positive So we can say that sensistor has positive temperature coefficient of resistance (PTC).

Fig. shows sensistor compensation  $R_1$  is replaced by sensistor  $R_T$  in self bias circuit. Now,  $R_T$  and  $R_2$  resistors of the potential divider. As temperature increases, RT increases which decreases the current flowing through it. Hence current through R2 decreases which reduces the voltages drop across it. Voltage drop across R2 is the voltage between base and ground. So  $V_{BE}$  reduces which decreases 16. It means, when  $I_{CBO}$  increases with increase in temperature,  $I_B$  reduces due to reduction in  $V_{BE}$ , maintaining  $I_C$  fairly constant.

#### **1.13 FET Biasing**

- The Parameters of FET is temperature dependent .When temperature increases drain resistance also increases, thus reducing the drain current.
- Unlike BJTs, thermal runaway does not occur with FETs
- However, the wide differences in maximum and minimum transfer characteristics make I<sub>D</sub> levels unpredictable with simple fixed-gate bias voltage.
- Different biasing circuits of FET are
- 1) Fixed bias circuits
- 2) Self bias circuits
- 3) Voltage bias circuits

#### **Fixed** bias circuits

DC bias of a FET device needs setting of gate-source voltage  $V_{GS}$  to give desired drain current  $I_D$ . For a JFET drain current is limited by the saturation current  $I_{DS}$ . Since the FET has such a high input impedance that no gate current flows and the dc voltage of the gate set by a voltage divider or a fixed battery voltage is not affected or loaded by the FET.



Fixed Biasing Circuit For JFET

Fixed dc bias is obtained using a battery  $V_{QG}$ . This battery ensures that the gate is always negative with respect to source and no current flows through resistor

 $R_G$  and gate terminal that is  $I_G = 0$ . The battery provides a voltage  $V_{GS}$  to bias the N-channel JFET, but no resulting current is drawn from the battery  $V_{GG}$ . Resistor  $R_G$  is included to allow any ac signal applied through capacitor C to develop across  $R_G$ . While any ac signal will develop across  $R_G$ , the dc voltage drop across  $R_G$  is equal to  $I_G R_G i.e. 0$  volt.

#### Calculate V<sub>GS</sub>

For DC analysis  $I_G = 0$ , applying KVL to the input circuits

V<sub>GS+</sub> V<sub>GG=0</sub>

V<sub>GS=</sub> - V<sub>GG</sub>

As  $V_{GS}$  is a fixed dc supply, hence the name fixed bias circuit

 $\underset{DQ=}{Calculate} \underbrace{Lpq}_{DSS(1-)} V^{-2}$ 

GS/ Gp)

#### Calculate V<sub>DS</sub>

This current  $I_{\text{DQ}}$  then causes a voltage drop across the drain resistor  $R_{\text{D}}$  and is given as

 $V_{DSQ} = V_{DD} - I_D R_D$ 

Disadvantage

The fixed bias circuit of FET requires two power supplies.

#### **Self-Bias circuits**

Self-Bias circuits is the most common method for biasing a JFET. Self-bias circuit for N-channel JFET is shown in figure



Self-Bias Circuit For N-Channel JFET

- The gate source junction of JFET must be always in reverse biased condition .No gate current flows through the reverse-biased gate-source, the gate current  $I_G = 0$  and, therefore,  $v_G = i_G R_G = 0$
- With a drain current  $I_D$  the voltage at the S is  $V_s = I_D R_s$

1)The gate-source voltage is then

 $V_{GS} = V_G - V_s = 0 - I_D R_S = -I_D R_S$ 

So voltage drop across resistance  $R_s$  provides the biasing voltage  $V_{Gg}$  and no external source is required for biasing and this is the reason that it is called self-biasing. 2)Calculate  $I_{DQ}$ 

2021-2022

 $I_{D=} I_{DSS} (1 - V_{GS/} V_P)^2$ Substituting the value of  $V_{GS}$ 

 $I_{D=} I_{DSS} (1+I_D R_S / V_P)^2$ 

3) The operating point (that is zero signal  $I_D$  and  $V_{DS}$ ) can easily be determined from equation given below :

 $\mathbf{V}_{\mathrm{DS}} = \mathbf{V}_{\mathrm{DD}} - \mathbf{I}_{\mathrm{D}} \left( \mathbf{R}_{\mathrm{D}} + \mathbf{R}_{\mathrm{S}} \right)$ 

Self biasing of a JFET stabilizes its quiescent operating point against any change in its parameters like transconductance. Any increase in voltage drop across  $R_S$ , therefore, gate-source voltage,  $V_{GS}$  becomes more negative and thus increase in drain current is reduced.

**Voltage -Divider Bias circuits** 



Potential-Divider Bias Circuit For N-Channel JFET

The resistors  $R_{G1}$  and  $R_{G2}$  form a potential divider across drain supply  $V_{DD}$ . The voltage  $V_2$  across  $R_{G2}$  provides the necessary bias. The additional gate resistor  $R_{G1}$  from gate to supply voltage facilitates in larger adjustment of the dc bias point and permits use of larger valued  $R_s$ .

The coupling capacitors are assumed to be open circuit for DC analysis

1) The gate is reverse biased so that  $I_G = 0$  and gate voltage

 $V_G = V_2 = (V_{DD}/R_{G1+}R_{G2}) *R_{G2}$ 

2) Applying KVL to the input circuit we get

- $\mathbf{V}_{\mathrm{GS}} = \mathbf{V}_{\mathrm{G}} \mathbf{V}_{\mathrm{S}} = \mathbf{V}_{\mathrm{G}} \mathbf{I}_{\mathrm{D}} \mathbf{R}_{\mathrm{S}}$
- 3)  $I_{DQ} = I_{DSS} (1 V_{GS} / V_P)^2$
- 4)  $V_{DS} = V_{DD} I_D (R_D + R_S)$

The operating point of a JFET amplifier using the Voltage -Divider Bias is determined by

 $I_{DQ} = I_{DSS} (1 - V_{GS} / V_P)^2$ 

$$V_{DSQ} = V_{DD} - I_D (R_D + R_S)$$

 $V_{GSO} = V_G - I_D R_S$ 

## **Example Problems**

1) Determine I<sub>DQ</sub>, V<sub>GSQ</sub>, V<sub>D</sub>, V<sub>S</sub>, V<sub>DS</sub>, and V<sub>DG</sub>



## Solution

Calculate V<sub>G</sub>

$$V_{\rm G} = \frac{V_{\rm DD}R_2}{R_1 + R_2} = \frac{16 \times 270 \,\rm K}{2.1 \,\rm M + 270 \,\rm K} = 1.823 \,\rm V$$

Obtain expression for  $\mathrm{V}_{\mathrm{GS}}$ 

$$V_{GS} = 1.823 - I_D R_S = 1.823 - 1.5 \times 10^3 I_D$$

Calculate I<sub>D</sub>

*.*..

$$I_{D} = I_{DSS} \left( 1 - \frac{V_{GS}}{V_{p}} \right)^{2}$$

$$= 8 \times 10^{-3} \left( 1 - \frac{(1.823 - I_{\rm D} \times 1.5 \times 10^{-3})}{-4} \right)^{2}$$

$$= 8 \times 10^{-3} \left( 1 - \left[ (-0.456 + 375 I_{\rm D}) \right] \right)^{2} = 8 \times 10^{-3} \left( 1.456 - 375 I_{\rm D} \right)^{2}$$

$$= 8 \times 10^{-3} \left( 2.12 - 1092 I_{\rm D} + 140625 I_{\rm D}^{2} \right)$$

$$I_{\rm D} = 0.01696 - 8.736 I_{\rm D} + 1125 I_{\rm D}^{2}$$

$$= 1125 I_{\rm D}^{2} - 9.736 I_{\rm D} + 0.01696 = 0$$

Solving quadratic equation using formula  $\frac{-b \pm \sqrt{b^2 - 4ac}}{2a}$  we get,  $= \frac{-(-9.736) \pm \sqrt{(-9.736)^2 - 4 \times 1125 \times 0.01696}}{2 \times 1125} = \frac{9.736 \pm 4.2976}{2 \times 1125}$ = 6.237 mA or 2.417 mA If we calculate value of  $V_{DS}$  taking  $I_D = 6.237$  mA we get,  $V_{DS} = V_{DD} - I_D(R_D + R_S) = 16 - 6.237 \times 10^{-3} (2.4 \text{ K} + 1.5 \text{ K}) = -8.3243 \text{ V}$ Practically, the value of V<sub>DS</sub> must be positive, hence  $I_D = 6.237 \text{ mA}$  is invalid.  $I_{\rm D}$  = 2.417 mA *.*•• **Step 4**: Calculate V<sub>DS</sub>, V<sub>GS</sub>, V<sub>S</sub>, V<sub>D</sub> and V<sub>DG</sub>.  $V_{DS} = V_{DD} - I_D(R_D + R_S) = 16 - 2.417 \times 10^{-3} (2.4 \text{ K} + 1.5 \text{ K}) = 6.5737 \text{ V}$ ...  $V_{GS} = 1.823 - I_D R_S = 1.823 - (2.417 \times 10^{-3} \times 1.5 \times 10^{-3}) = -1.8025 V$  $V_{\rm S} = I_{\rm D}R_{\rm S} = 2.417 \times 10^{-3} \times 1.5 \times 10^{3} = 3.6255 \text{ V}$  $V_{\rm D} = V_{\rm DD} - I_{\rm D}R_{\rm D} = 16 - (2.417 \times 10^{-3} \times 2.4 \times 10^{3}) = 10.2 \text{ V}$  $V_{DG} = V_D - V_G = 10.2 - 1.823 = 8.377 V$ For the circuit shown in Fig. 2. the FET has  $V_p = 4 V$ , Example 2.  $I_{DSS} = 4 mA$ 

Calculate i) I<sub>DSQ</sub> ii) V<sub>GSQ</sub> iii) V<sub>DSQ</sub>



2021-2022

Simplified circuit for d.c. analysis is shown in Fig. 2.2.



1: Calculate V<sub>G</sub>

$$V_{\rm G} = \frac{R_2 V_{\rm DD}}{R_1 + R_2} = \frac{200 \times 10^3 \times (-60)}{1.3 \times 10^6 + 200 \times 10^3} = -8 \text{ V}$$

**2**: Obtain expression for  $V_{GS}$ Applying KVL to input circuit we get,  $V_G - V_{GS} + I_D R_S = 0$ 

$$V_{GS} = V_G + I_D R_S$$

$$V_{GS} = V_G + I_D R_S = -8 + I_D R_S$$

Step 3 : Calculate I<sub>D</sub>

We have,  $I_D = I_{DSS} \left( 1 - \frac{V_{GS}}{V_p} \right)^2$ 

· · ·

Substituting value of  $V_{\rm GS}$  in the above equation and solving for  $I_{\rm D}$  we get,

 $I_D = 2.25 \text{ mA or } 4 \text{ mA}$ 

We calculate  $V_{DS}$  using  $I_D = 4 \text{ mA}$ ,

$$V_{DS} = V_{DD} - (-I_D (R_S + R_D))$$
  
= -60 + 4 × 10<sup>-3</sup> (4 × 10<sup>3</sup> + 18 × 10<sup>3</sup>) = -60 + 88 = **28** V

Practically, value of  $V_{DS}$  for p-channel FET should be negative, hence  $T_D = 4$  mA is invalid.

 $\therefore$  I<sub>D</sub> = 2.25 mA

**Step 4**: Calculate V<sub>DS</sub> and V<sub>GS</sub>.

Now calculating  $V_{DS}$  taking  $I_D$  = 2.25 mA,

$$V_{DS} = -60 - (-2.25 \times 10^{-3} (4 \times 10^{3} + 18 \times 10^{3})) = -60 - 49.5 = -10.5 \text{ V}$$
$$V_{GS} = -8 + I_{D} R_{S} = -8 + 2.25 \times 10^{-3} (4 \times 10^{3}) = -8 + 9 = 1 \text{ V}$$

#### **Example for Practice**:

For circuit shown in Fig. , Calculate  $I_D$  ,  $V_{GS}$  ,  $V_G$  ,  $V_{DS}$  and  $\mathbf{v_S}$ 



Fig. 2.2.9

[V<sub>G</sub> = 4 V, I<sub>D</sub> = 3 mA, V<sub>DS</sub> = 2.4 V, V<sub>GS</sub> = - 2 V and V<sub>S</sub> = 6

\*Example 4

**Example** Calculate the value of feedback resistor ( $R_s$ ) required to self bias **JFET** with  $I_{DSS} = 40 \text{ mA}$ ,  $V_P = -10 \text{ and } V_{GSQ} = -5 \text{ V}$ .

Solution:

Step 1 : Calculate I<sub>DO</sub>

$$I_{DQ} = I_{DSS} \left[ 1 - \frac{V_{GSQ}}{V_p} \right]^2 = 40 \times 10^{-3} \left[ 1 - \frac{(-5)}{(-10)} \right]^2 = 10 \text{ mA}$$

**Step 2**: Calculate R<sub>S</sub>

For self bias circuit :  $V_{GSQ} = -I_{DQ}R_S$ 

$$R_{s} = \frac{-V_{GSQ}}{I_{DQ}} = \frac{-(-5)}{10 \text{ mA}} = 500 \Omega$$

**Example Problem** 

Calculate the value of feedback resistor ( $R_s$ ) required to self bias JFET with  $I_{DSS} = 40 \text{ mA}$ ,  $V_P = -10 \text{ and } V_{GSQ} = -5 \text{ V}$ . Solution :

Step 1 : Calculate I<sub>DO</sub>

$$I_{DQ} = I_{DSS} \left[ 1 - \frac{V_{GSQ}}{V_p} \right]^2 = 40 \times 10^{-3} \left[ 1 - \frac{(-5)}{(-10)} \right]^2 = 10 \text{ mA}$$

Step 2 : Calculate R<sub>S</sub>

For self bias circuit :  $V_{GSQ} = -I_{DQ}R_S$ 

:. 
$$R_s = \frac{-V_{GSQ}}{I_{DQ}} = \frac{-(-5)}{10 \text{ mA}} = 500 \Omega$$

#### **1.14 Biasing of MOSFET**

\*N-channel enhancement mode MOSFET circuit shows the source terminal at ground potential and is common to both the input and output sides of the circuit. \*The coupling capacitor acts as an open circuit to d.c. but it allows the signal voltage to be coupled to the gate of the MOSFET.



As  $I_g = 0$  in  $V_G$  is given as,

$$V_{G} = V_{GS} = \left(\frac{R_2}{R_1 + R_2}\right) V_{DD}$$

Assume  $V_G > V_T$ , MOSFET is biased in the saturation region, the drain current is,  $I_D = K(V_{GS} - V_T)^2$ 

Applying KVL to drain circuit we have,

$$V_{DS} = V_{DD} - I_D R_D$$

2021-2022

Dept of ECE

If  $V_{DS} > V_{DS(sat)} = V_{GS} - V_T$ , then the MOSFET is biased in the saturation region, If  $V_{DS} < V_{DS(sat)}$ , then the MOSFET is Biased in the nonsaturation region, and the drain current is given by,  $I_D$ **Example problem-1** 

For the circuit shown in Fig. , assume that  $R_1 = 30 \text{ k}\Omega$ ,  $R_2 = 10 \text{ k}\Omega$ , RD=40  $k\Omega$ ,  $V_{DD} = 10 \text{ V}$ ,  $V_T = 1V$ ,  $V_{GS} = 2 \text{ V}$  and  $K = 0.1 \text{ mA}/V^2$ . Find  $I_D$  and  $V_{DS}$ .



Essuming the MOSFET is biased in the saturation region, the drain current is,

shows a common-source circuit with a p-channel enhancement-mode \_\_\_\_\_MOSFE1.

 $V_{DS} = V_{DD} - I_D R_D = 10 - (0.1) (40) = 6 V$ 

Validity of assumption : Because  $V_{DS} = 6 V > V_{DS(sat)} = V_{GS} - V_T = 2 - 1 = 1 V$ , the OSFET is indeed biased in the saturation region and our calculations are valid.



A pMOS common-source circuit

Here, the source is tied to  $+V_{DD}$ , which become signal ground in the a.c.equivalent circuit. Thus it is also a common-source circuit.

The d.c. analysis for this circuit is essentially the same as for the n-channel **MOSFET** circuit. The gate voltage is given by,

$$V_{G} = \left(\frac{R_2}{R_1 + R_2}\right) (V_{DD})$$

and the source-to-gate voltage is given by,

 $V_{SG} = V_{DD} - V_G$ 

Assuming that  $V_{GS} < V_T$ , or  $V_{SG} > |V_T|$ , and that the device is biased in = saturation region, the drain current is given by,

$$I_D = K(V_{SG} + V_T)^2$$

and the source-to-drain voltage is,

$$V_{SD} = V_{DD} - I_D R_D$$

If  $V_{SD} > V_{SD(sat)} = V_{SG} + V_T$ , then the MOSFET is indeed biased in the saturate region, as we have assumed. However, if  $V_{SD} < V_{SD(sat)}$ , the MOSFET is biased in the nonsaturation region.

#### Load Line and Modes of Operation

The load line gives a graphical picture showing the region in whichthe MOSFET is biased. Consider the common-source circuit shown in Fig. (a).

Writing Kirchhoff's voltage law around the drain-source loop results  $V_{Ds} = V_{DD} - I_{DRD}$ , which is the load line equation. It shows a linear relationship between the drain current and drain-to-source voltage. Fig. (b) shows the  $V_{DS(sat)}$  characteristic for the MOSFET



#### The load line is given by

$$V_{DS} = V_{DD} - I_D R_D = 10 - I_D (40)$$
  
 $I_D = \frac{10}{40} - \frac{V_{DS}}{40} (mA)$ 

The two end points of the load line are determine in the usual manner. If the drain current = 0, then  $V_{DS}$ = 10 v; if  $V_{DS}$  = 0, then drain current = 10/40 = 0.25 mA. The Q-point of the MOSFET is given by the d.c. drain current (I<sub>D</sub>) and drain-to-source voltage (V<sub>DS</sub>) and it is always on the load line, as shown in the Fig. b).

If the gate-to-source voltage is less than V1, the drain current is zero and the MOSFET is in cut-off. As the gate-to-source voltage becomes just greater than the threshold voltage, the MOSFET turns ON and is biased in the saturation region. As V  $_{\rm GS}$  increases, the Q-point moves up the load line. The transition point is the boundary between the saturation and non-saturation regions. It is the point where,

 $V_{DS} = V_{DS(sat)} = V_{GS} - V_T$ . As  $V_{GS}$  increases further, the MOSFET operates in **un satu** ration region.

#### Common Source circuit for EMOSFET with source resistor





## Voltage Divider Bias

As  $I_G = 0 A$   $V_G = \frac{R_2 V_{DD}}{R_1 + R_2}$ Applying KVL to input circuit we get,  $V_{CS} - V_S = 0$ 

$$V_{GS} = V_G - I_S R_S = V_G - I_D R_D \quad \because \quad I_D = I_S$$
  
 $V_{GS} = V_G - I_D R_S$ 



2021-2022

Applying KVL to output circuit we get,

$$\begin{split} V_{DD} - I_D \ R_D - V_{DS} - I_S \ R_S &= 0 \\ \therefore \qquad V_{DS} \ &= \ V_{DD} - I_D \ R_D - I_S \ R_S = V_{DD} - I_D \ R_D - I_D \ R_S \\ &= \ V_{DD} - I_D \ (R_D + R_S) \end{split}$$
  
Because  $I_D = I_S$ 

## Biasing Circuit for D MOSFET

Biasing circuits for depletion type MOSFET are quite similar to the circuits used for JFET biasing. The primary difference between the two is the fact that depletion type MOSFETs also permit operating points with positive value of V6s for n-channel and negative values of V6s for p-channel MOSFET. To have positive value of V <sub>GS</sub> for n-channel and negative value of V6s for p-channel self bias circuit is unsuitable. Example problem-1



Assuming the MOSFET is biased in the saturation region, the drain current is,

$$I_D = K(V_{GS} - V_T)^2 = (0.1) (2-1)^2 = 0.1 \text{ mA}$$

and the drain-to-source voltage is,

 $V_{DS} = V_{DD} - I_D R_D = 10 - (0.1) (40) = 6 V$ 

Validity of assumption : Because  $V_{DS} = 6 V > V_{DS(sat)} = V_{GS} - V_T = 2 - 1 = 1 V$ , the OSFET is indeed biased in the saturation region and our calculations are valid.

Fig. shows a common-source circuit with a p-channel enhancement mode MOSFET.



Fig. A pMOS common-source circuit

$$V_{\rm G} = \left(\frac{R_2}{R_1 + R_2}\right) (V_{\rm DD})$$

and the source-to-gate voltage is given by,

 $V_{SG} = V_{DD} - V_G$ 

Assuming that  $V_{GS} < V_T$ , or  $V_{SG} > |V_T|$ , and that the device is biased in = saturation region, the drain current is given by,

 $I_D = K(V_{SG} + V_T)^2$ 

and the source-to-drain voltage is,

 $V_{SD} = V_{DD} - I_D R_D$ 

If  $V_{SD} > V_{SD(sat)} = V_{SG} + V_T$ , then the MOSFET is indeed biased in the saturate region, as we have assumed. However, if  $V_{SD} < V_{SD(sat)}$ , the MOSFET is biased in a nonsaturation region.

#### Example - 2

Consider the circuit shown in Fig. Assume that,  $R_1 = 20 k\Omega$ ,

 $\rm R_2$  = 60 kΩ ,  $V_{DD}$  = 10 V,  $R_D$  =15 kΩ,  $V_T$  = -0.8V, and K = 0.2 mA/V^2. Find  $\rm I_D$  with  $\rm V_{SD}$ 



From the circuit shown in Fig. 2.4.5 we have,

$$V_{G} = \left(\frac{R_{2}}{R_{1} + R_{2}}\right) V_{DD} = \left(\frac{60}{20 + 60}\right) (10) = 7.5 V$$

The source-to-gate voltage is therefore,

$$V_{SG} = V_{DD} - V_G = 10 - 7.5 = 2.5 V$$

Assuming the MOSFET is biased in the saturation region, the drain current is,

 $I_D = K(V_{SG} + V_T)^2 = (0.2) (2.5 - 0.8)^2 = 0.578 \text{ mA}$ 

and the source-to-drain voltage is

 $V_{SD} = V_{DD} - I_D R_D = 10 - (0.578) (15) = 1.33 V$ 

Since  $V_{SD} = 1.33 \text{ V}$  is not greater than  $V_{SD(sat)} = V_{SG} + V_T = 2.5 - 0.8 = 1.7 \text{ V}$ , the schannel MOSFET is not biased in the saturation region, as we initially assumed.

in the nonsaturation region, the drain current is given by,

$$I_{D} = K[2(V_{SG} + V_{T})V_{SD} - V_{SD}^{2}]$$

and the source-to-drain voltage is

$$V_{SD} = V_{DD} - I_D R_D$$

Combining these two equation, we obtain

$$I_{D} = K[2(V_{SG} + V_{T})(V_{DD} - I_{D}R_{D}) - (V_{DD} - I_{D}R_{D})^{2}]$$

For simplicity, we take resistance values in  $k\Omega$  so we get value of  $\ensuremath{\,I_D}$  in mA.

$$I_{\rm D} = (0.2)[2(2.5 - 0.8) (10 - I_{\rm D}(15)) - (10 - I_{\rm D}(15))^2]$$

$$I_{\rm D} = (0.2)[3.4 (10 - 15 I_{\rm D}) - (100 - 300 I_{\rm D} + 225 I_{\rm D}^2)]$$

$$= (0.2)[34 - 51 I_{\rm D} - 100 + 300I_{\rm D} - 225 I_{\rm D}^2]$$

$$I_{\rm D} = (0.2)[-66 + 249 I_{\rm D} - 225 I_{\rm D}^2]$$

 $\therefore \qquad 45 I_{\rm D}^2 - 48.8 I_{\rm D} + 13.2 = 0$ 

$$I_{\rm D} = \frac{-b \pm \sqrt{b^2 - 4ac}}{2a} = \frac{48.8 \pm \sqrt{(-48.8)^2 - 4 \times 45 \times 13.2}}{2 \times 45}$$
$$= \frac{48.8 \pm 2.33238}{90}$$

= 0.568 mA or 0.5163 mA

$$V_{SD} = V_{DD} - I_D R_D$$
  
= 10-0.568×15 or 10 - 0.5163×15  
= 1.48 V or 2.2555 V

To bias MOSFET in non-saturation region  $V_{SD} < V_{SD(sat)}$ , the  $V_{SD} = 1.48 V$  satisfies this condition and hence  $I_D = 0.568 \text{ mA}$  is valid. Thus,

 $\rm I_D$  = 0.568 mA and  $\rm V_{SD}$  = 1.48 V

#### Example-3

Consider the circuit shown in Fig. Assume  $V_T = 1 V$  and  $K = 0.1 mA/V^2$ . Determine the transition parameters for the given circuit.

$$V_{DS} = V_{DS(sat)} = V_{GS} - V_T = V_{DD} - I_D R_D$$

The drain current is still

 $I_D = K(V_{GS} - V_T)^2$ 

Substituting expression of  $I_D$  in equation (1) we get,

$$V_{GS} = V_T = V_{DD} - K R_D (V_{GS} - V_T)^2$$

Rearranging this equation gives

$$K R_D (V_{GS} - V_T)^2 + (V_{GS} - V_T) - V_{DD} = 0$$
  
or  $(0.1)(40)(V_{GS} - V_T)^2 + (V_{GS} - V_T) - 10 = 0$   
 $4(V_{GS} - V_T)^2 + (V_{GS} - V_T) - 10 = 0$   
 $V_{GS} - V_T = \frac{-b \pm \sqrt{b^2 - 4ac}}{2a} = \frac{-1 \pm \sqrt{1^2 - 4 \times 4 \times (-10)}}{2 \times 4} = \frac{-1 \pm 12.68857}{8}$   
 $= 1.461 \text{ V or } 1.711 \text{ V}$ 

Taking the smaller value we have,

 $\therefore V_{GS} - V_T = 1.461 \text{ V} = V_{DS}$ Therefore  $V_{GS} = 2.461 \text{ V}$ and  $I_D = (0.1) \times 10^{-3} (2.461 - 1)^2 = 0.2134 \text{ mA}$ 

For  $V_{GS}$  < 2.461 V the MOSFET is biased in the saturation region and  $V_{GS}$  > 2.461 V, the MOSFET is biased in the nonsaturation region.

# Apprise Education, Reprise Innovations

#### Example-4

For the circuit shown in Fig. calculate  $I_D$ ,  $V_{DS}$ ,  $V_G$ , and  $V_S$ .



Applying KVL to the input circuit we get,

$$\begin{split} V_G - V_{GS} &= V_S &= 0 \\ V_{GS} &= V_G - V_S \\ &= 3 - I_S R_S \quad \because \ V_S = I_S R_S \\ &= 3 - I_D R_S \quad \because \ I_D = I_S \\ \end{split}$$
 We have,  $I_D &= I_{DSS} \bigg( \ 1 - \frac{V_{GS}}{V_p} \bigg)^2$ 

Substituting value of V<sub>GS</sub> in above equation we get,

$$I_{D} = I_{DSS} \left( 1 - \frac{(3 - I_{D} R_{S})}{V_{p}} \right)^{2} = 20 \times 10^{-3} \left( 1 - \frac{(3 - I_{D} \times 1.2 \times 1)}{-6} \right)^{2}$$
$$= 20 \times 10^{-3} (1 - [(-0.5) + 200 I_{D}])^{2} = 20 \times 10^{-3} (1.5 - 2)^{-3}$$
$$= 20 \times 10^{-3} (2.25 - 600 I_{D} + 40000 I_{D}^{2})$$
$$I_{D} = 0.045 - 12 I_{D} + 800 I_{D}^{2}$$

 $800 I_{\rm D}^2 - 13 I_{\rm D} + 0.045 = 0$ 

*.*..

.**\***.

Solving quadratic equation using formula  $\frac{-b \pm \sqrt{b^2 - 4 ac}}{2a}$  we get,

$$= \frac{-(-13)\pm\sqrt{(13)^2 - 4(800)(0.045)}}{2(800)}$$
$$= \frac{13\pm\sqrt{169 - 144}}{1600} = \frac{13\pm\sqrt{25}}{1600} = \frac{13\pm5}{1600} = 5 \text{ mA or } 11.25 \text{ mA}$$

If we calculate value of  $V_{DS}$  taking  $I_D$  = 11.25 mA we get,

$$V_{DS} = V_{DD} - I_D (R_D + R_S) = 12 - 11.25 \times 10^{-3} (500 + 1.2 \times 10^3)$$
$$= 12 - 19.125 = -7.125$$

Practically, the value of  $V_{DS}$  must be positive, hence  $I_D$  = 11.25 mA is invalid. Now calculating value of  $V_{DS}$  taking  $I_D$  = 5 mA,

$$V_{DS} = V_{DD} - I_D (R_D + R_S) = 12 - 5 \times 10^{-3} (500 + 1.2 \times 10^3) = 12 - 8.5 = 3.5 V$$
$$V_{GS} = 3 - I_D R_S = 3 - 5 \times 10^{-3} \times 1.2 \times 10^3 = 3 - 6 = -3 V$$
$$V_S = I_D R_S = 5 \times 10^{-3} \times 1.2 \times 10^3 = 6 V$$

## QUESTIONS

#### 2 MARK

1. What is DC load line? Draw the DC load line of the circuit shown in fig.



2. Find the collector and base current of circuit diagram given in fig, having  $h_{fe} = 100$ ,  $V_{BE(on)} = 0.7V$ 



- 3. Why do we choose Q point at the center of the load line?
- 4. What is operating point?
- 5. Distinguish between dc and ac load line with suitable diagram.
- 6. Name the two techniques used in the stability of the q point .explain.
- 7. Define the stability factor.
- 8. Define three stability factors.
- 9. List out the different types of biasing.
- 10. What is the need for the biasing the transistor amplifier?
- 11. What is the requirements for biasing circuits?
- 12. Define the term biasing.
- 13. Draw the fixed bias single stage transistor circuit.
- 14. Derive the stability factor S for a fixed bias circuit.
- 15. What are the advantages of fixed bias circuit?
- 16. Draw a single stage self biased circuit using pnp transistor.
- 17. What are the factors against which an amplifier needs to be stabilized?
- 18. What is thermal runway? How it can be avoided.
- 19. Why the transistor is called a current controlled device?
- 20. Define current amplification factor?
- 21. What is the necessary of the coupling capacitor?
- 22. Draw the any two biasing circuit for a JFET.
- 23. Draw any one biasing circuit for depletion type MOSFET.
- 24. Draw the any two biasing circuit for an enhancement type MOSFET.
- 25. Explain how an FET is used as a voltage variable resistor.

#### 16 MARK

- 1. Explain the voltage divider bias method & derive an expression for stability factors.
- 2. Why biasing is necessary in BJT amplifier? Explain the concept of DC & AC load line with neat diagram.
- 3. How will you select the operating point, explain it using CE amplifier characteristics?
- 4. Explain the collector feedback bias amplifier & derive an expression for stability factors.
- 5. Explain the fixed bias method & derive an expression for stability factors.
- 6. Derive an expression for all stability factors & CE configuration S equation.
- 7. Explain about common source self- bias & voltage divider bias for FET.
- 8. Explain in details about biasing MOSFET.
- 9. Discuss the various types of bias compensation.
- 10. Explain constant current biasing used in JFET amplifier. (May,06)
- 11. Draw and explain voltage divider bias using FET and derive for its stability factors. Also mention its advantages. (May,11)
- 12. How is a JFET used as a voltage variable resistance? Explain. (Nov,07) (May,07)
- 13. Explain the bias circuit for enhancement MOSFET and explain its operation.
  - (Nov,14; Nov,13)
- *14.* With circuit diagram explain biasing of FET and MOSFET. (*Nov*,07)
- 15. Discuss the various techniques of stabilization of Q- point in a transistor. (Nov,09; May,13)

- 16. The fixed bias circuit as shown in figure is subjected to an increase in junction temperature from 25°C to 75°C. If  $\beta$  is 125 at 75°C, determine the percentage change in Q point values (V<sub>CE</sub>, I<sub>C</sub>) over temperature change. Neglect any change in V<sub>BE</sub>.
- 17. A self bias circuit has  $R_E=1 \text{ k}\Omega$ ,  $R_1=130 \text{ k}\Omega$ ,  $R_2=10 \text{ k}\Omega$ . If  $V_{CC}$  and  $R_C$  are adjusted to give  $I_C=1\text{mA}$  at 10°C. Calculate the variation in Ic over temperature change of 10°C to 100°C. The transistor used has the parameters given below,

Parameters	10°C	100°C
Ico (µA)	0.01	1.2
$V_{BE}(v)$	0.74	0.54
β	60	140

- 18. Design a collector to base bias circuit to have operating point (10v, 4mA). The circuit is supplied with 20v and uses a silicon transistor of hfe is 250.
- 19. Design a voltage divider bias circuit for the specified conditions.  $V_{CC}=12v$ ,  $V_{CE}=6v$ ,  $I_C=1mA$ , S=20,  $\beta=100$  and  $V_E=1v$ .
- 20. The parameters for each transistor in the circuit in figure, are  $h_{fe} = 100$ , and  $V_{BE(on)} = 0.7V$ . Determine the Q-point values of base collector and emitter currents in Q<sub>1</sub> and Q<sub>2</sub>

(8)[AU, MAY,2015]



21. Determine the change in collector current produced in each bias referred to in fig 1 and 2, when the circuit temperature raised from 25°C to  $105^{\circ}$ C and  $I_{CBO} = 15$ nA @ 25°C (8)[AU, MAY,2015]



22. Determine the quiescent current and voltage values in a P-Channel JFET circuit shown in fig. (8)[AU, MAY,2015]



23. The circuit shown in Fig, let  $h_{fe} = 100$ , (1). Find  $V_{TH}$  and  $R_{TH}$  for the base circuit. (2). Determine  $I_{CEQ}$  and  $V_{CEQ}$ . (3). Draw the DC load line. (8)[AU, MAY,2015]



Apprise Education, Reprise Innovations