#### EC8691 MICROPROCESSORS AND MICROCONTROLLERS L T P C

# 3003

### **OBJECTIVES:**

- To understand the Architecture of 8086 microprocessor.
- To learn the design aspects of I/O and Memory Interfacing circuits.
- To interface microprocessors with supporting chips.
- To study the Architecture of 8051 microcontroller.
- To design a microcontroller based system

### UNIT I THE 8086 MICROPROCESSOR

Introduction to 8086 – Microprocessor architecture – Addressing modes - Instruction set and assembler directives – Assembly language programming – Modular Programming - Linking and Relocation - Stacks - Procedures – Macros – Interrupts and interrupt service routines – Byte and String Manipulation.

### UNIT II 8086 SYSTEM BUS STRUCTURE

8086 signals – Basic configurations – System bus timing –System design using 8086 – I/O programming – Introduction to Multiprogramming – System Bus Structure – Multiprocessor configurations – Coprocessor, Closely coupled and loosely Coupled configurations – Introduction to advanced processors.

### UNIT III I/O INTERFACING

Memory Interfacing and I/O interfacing - Parallel communication interface – Serial communication interface – D/A and A/D Interface - Timer – Keyboard /display controller – Interrupt controller – DMA controller – Programming and applications Case studies: Traffic Light control, LED display , LCD display, Keyboard display interface and Alarm Controller.

### UNIT IV MICROCONTROLLER

Architecture of 8051 – Special Function Registers(SFRs) - I/O Pins Ports and Circuits - Instruction set - Addressing modes - Assembly language programming.

# UNIT V INTERFACING MICROCONTROLLER

Programming 8051 Timers - Serial Port Programming - Interrupts Programming – LCD & Keyboard Interfacing - ADC, DAC & Sensor Interfacing - External Memory Interface- Stepper Motor and Waveform generation - Comparison of Microprocessor, Microcontroller, PIC and ARM processors

# **TOTAL: 45 PERIODS OUTCOMES:**

### At the end of the course, the students should be able to:

- Understand and execute programs based on 8086 microprocessor.
- Design Memory Interfacing circuits.
- Design and interface I/O circuits.
- Design and implement 8051 microcontroller based systems.

### **TEXT BOOKS:**

- 1. Yu-Cheng Liu, Glenn A.Gibson, —Microcomputer Systems: The 8086 / 8088 Family Architecture, Programming and Design<sup>II</sup>, Second Edition, Prentice Hall of India, 2007. (UNIT I- III)
- 2. Mohamed Ali Mazidi, Janice Gillispie Mazidi, Rolin McKinlay, —The 8051 Microcontroller and Embedded Systems: Using Assembly and Cl, Second Edition, Pearson education, 2011. (UNIT IV,V)

9

9

9

9

9

### Subject Code: EC8691 Subject Name: MICROPROCESSORS AND MICROCONTROLLERS

# Year/Semester: III /05 Subject Handler: A.PARIMALA

# Unit 1 THE 8086 MICROPROCESSOR

Introduction to 8086 – Microprocessor architecture – Addressing modes - Instruction set and assembler directives – Assembly language programming – Modular Programming - Linking and Relocation - Stacks - Procedures – Macros – Interrupts and interrupt service routines – Byte and String Manipulation.

Q. No.	Questions & Answers
1	What are the types of instruction sets of 8086 microprocessor? BTL 1
	There are eight types of instructions. They are
	Data copy/Transfer instructions
	Arithmetic & Logical instructions
	Branch Instructions     Loop instructions
	<ul> <li>Machine control instructions</li> </ul>
	Flag manipulation instructions
	Shift & rotate instructions
	String instructions
2	What are flag manipulation instructions? BTL 1
	The instructions that directly modify the flags of 8086 are called as the flag manipulation instructions. E.g.: CLC clear carry flag, CMC complement carry flag, STC set carry flag , CLD clear direction flag
3	Explain the instructions LODS & STOS. BTL 2
	a)LODS: Load String Byte or String Word
	• The LODS instruction loads the AL/AX register by the content of a string
	pointed to by DS: SI registers pair. The SL is modified automatically depending on direction flag. If it is a byte
	transfer (LODSB), the SI is modified by one & if it is a word transfer (LODSW),
	the SI is modified by two.
	• No other flags are affected by this instruction.
	b)SIOS: Store String Byte or String word The STOS instruction stores the AL/AX register contents to a location in the
	string pointed by ES: DI register pair.
	• The DI is modified accordingly.
	No flags are modified by this instruction.
4	Define control transfer instruction & explain their types. BTL 1
	The instructions that transfer the flow of execution of the program to a new address specified in
	the instruction directly or indirectly are called the control transfer or branching instructions.
	<b>Unconditional control transfer instructions</b> : In these types of instructions, the execution
	control is transferred to the specified location independent of any status or condition.
	Conditional control transfer instructions: In these instructions, The control is transferred to
	the specified location provided the result of the previous operation satisfies a particular condition, otherwise, the execution continues in normal flow sequence.
5	What are assembler directives? Give example. BTL 1

	The assembler is a program used to convert an assembly language program into the equivalent machine code modules that may be further converted to executable codes. Therefore the hints given to the assembler to complete all these tasks in some predefined alphabetical strings is called an assembler directive. E.g.: DBdefine byte, ENDend of program, EQUequate
6	What is the function of parity flag? (Nov 2013) BTL 1
	The parity flag is set, if the result of the byte operation or lower byte of the word operation contains an even number of ones.
7	Define a MACRO. BTL 1
	A number of instructions appearing again & again in the main program can be assigned as a macro definition (i.e.) a label is assigned to the repeatedly appearing string of instructions. The process of assigning a label or macro name to the string is called defining a macro. A macro within a macro is called a nested macro.
8	Which interrupt has got the highest priority among all the external interrupts? BTL 1
	The Non-Maskable Interrupt pin of 8086 has got the highest priority among the external Interrupts.
9	What are the segment registers present in 8086? BTL 1
	There are four segment registers in 8086.They are i. Code Segment register (CS) ii. Data Segment register (DS) iii. Extra Segment register (ES) iv. Stack Segment register (SS)
10	What do you mean by instruction pipelining? BTL 1
	While the execution unit executes the previously decoded instruction, the Bus Interface Unit fetches the next instruction and places it in the pre fetched instruction byte queue. This forms a pipeline.
11	What is the use of the Trap flag in the flag register of 8086? BTL 1
	When the Trap flag is set, the processor enters the single step execution mode. A trap interrupt is generated after execution of each instruction. The processor executes the current instruction
	and the control is transferred to the Trap interrupt service routine.
12	and the control is transferred to the Trap interrupt service routine. List the instruction formats in 8086 instruction set. BTL 1
12	and the control is transferred to the Trap interrupt service routine. List the instruction formats in 8086 instruction set. BTL 1 There are six general formats of instruction in 8086. They are
12	<ul> <li>and the control is transferred to the Trap interrupt service routine.</li> <li>List the instruction formats in 8086 instruction set. BTL 1 <ul> <li>There are six general formats of instruction in 8086. They are</li> <li>One byte instruction.</li> <li>Register to Register.</li> </ul> </li> </ul>
12	<ul> <li>and the control is transferred to the Trap interrupt service routine.</li> <li>List the instruction formats in 8086 instruction set. BTL 1</li> <li>There are six general formats of instruction in 8086. They are <ul> <li>One byte instruction.</li> <li>Register to Register.</li> <li>Register to/from Memory with no Displacement.</li> </ul> </li> </ul>
12	<ul> <li>and the control is transferred to the Trap interrupt service routine.</li> <li>List the instruction formats in 8086 instruction set. BTL 1</li> <li>There are six general formats of instruction in 8086. They are <ul> <li>One byte instruction.</li> <li>Register to Register.</li> <li>Register to/from Memory with no Displacement.</li> <li>Register to/from memory with Displacement.</li> <li>Immediate operand to Register.</li> </ul> </li> </ul>
12	<ul> <li>and the control is transferred to the Trap interrupt service routine.</li> <li>List the instruction formats in 8086 instruction set. BTL 1 <ul> <li>There are six general formats of instruction in 8086. They are</li> <li>One byte instruction.</li> <li>Register to Register.</li> <li>Register to/from Memory with no Displacement.</li> <li>Register to/from memory with Displacement.</li> <li>Immediate operand to Register.</li> <li>Immediate operand to Memory with 16-bit Displacement.</li> </ul> </li> </ul>
12	<ul> <li>and the control is transferred to the Trap interrupt service routine.</li> <li>List the instruction formats in 8086 instruction set. BTL 1 <ul> <li>There are six general formats of instruction in 8086. They are</li> <li>One byte instruction.</li> <li>Register to Register.</li> <li>Register to/from Memory with no Displacement.</li> <li>Register to/from memory with Displacement.</li> <li>Immediate operand to Register.</li> <li>Immediate operand to Memory with 16-bit Displacement.</li> </ul> </li> <li>List the various addressing modes of 8086? (May 2018) What are the addressing modes of sequence control transfer instructions in 8086? Cive example BTL 1</li> </ul>
12	<ul> <li>and the control is transferred to the Trap interrupt service routine.</li> <li>List the instruction formats in 8086 instruction set. BTL 1 <ul> <li>There are six general formats of instruction in 8086. They are</li> <li>One byte instruction.</li> <li>Register to Register.</li> <li>Register to/from Memory with no Displacement.</li> <li>Register to/from memory with Displacement.</li> <li>Immediate operand to Register.</li> <li>Immediate operand to Memory with 16-bit Displacement.</li> </ul> </li> <li>List the various addressing modes of 8086? (May 2018) What are the addressing modes of sequence control transfer instructions in 8086? Give example. BTL 1</li> <li>Immediate eg: Mov AX.0005H.</li> </ul>
12	<ul> <li>and the control is transferred to the Trap interrupt service routine.</li> <li>List the instruction formats in 8086 instruction set. BTL 1 <ul> <li>There are six general formats of instruction in 8086. They are</li> <li>One byte instruction.</li> <li>Register to Register.</li> <li>Register to/from Memory with no Displacement.</li> <li>Register to/from memory with Displacement.</li> <li>Immediate operand to Register.</li> <li>Immediate operand to Memory with 16-bit Displacement.</li> </ul> </li> <li>List the various addressing modes of 8086? (May 2018) What are the addressing modes of sequence control transfer instructions in 8086? Give example. BTL 1</li> <li>Immediate eg: Mov AX,0005H.</li> <li>Direct eg:Mov AX,[5000H].</li> </ul>
12	<ul> <li>and the control is transferred to the Trap interrupt service routine.</li> <li>List the instruction formats in 8086 instruction set. BTL 1</li> <li>There are six general formats of instruction in 8086. They are <ul> <li>One byte instruction.</li> <li>Register to Register.</li> <li>Register to/from Memory with no Displacement.</li> <li>Register to/from memory with Displacement.</li> <li>Immediate operand to Register.</li> <li>Immediate operand to Memory with 16-bit Displacement.</li> </ul> </li> <li>List the various addressing modes of 8086? (May 2018) What are the addressing modes of sequence control transfer instructions in 8086? Give example. BTL 1</li> <li>Immediate eg: Mov AX,0005H.</li> <li>Direct eg:Mov AX,[5000H].</li> <li>Register eg:Mov BX,AX.</li> <li>Register agriMov AX [Pr]</li> </ul>

	• Register Relative eg:N	ov AX,50H[BX].							
	Based Indexed eg:Mov	AX,[Bx] [SI].							
	Relative Based Indexe	l eg: Mov AX,50H [	[BX]	[SI].					
14	What are the differences between 8	985 and 8086? (Nov	v 2013	<b>3</b> ) B7	TL1				
	8-bit microprocessor	16-bit microprocess	sor						
	It is capable of addressing 28	It is capable of addr	ressin	$g 2^{16}$	memo	ory loc	cation	S	
	memory locations	-		-		•			
	Low speed	High speed							
	It can be configured only in single	It can be configur	red	in sir	ngle p	rocess	or mo	ode an	d
	processor mode	multiprocessor mod	le						
15	How is the physical address genera 20 bit address in 8086? (Nov 2013)	ed in 8086? (or) Ho Apr/May 2017) BT	ow 16 °L 1	bit a	ddres	ss is co	onver	ted in	nto
	The content of the segment register c	lled as segment add	ress i	s shif	ted Le	eft bit-	wise	four t	imes
	and to this result, content of an offset	register also called a	as offs	set ad	dress	is add	ed, to	produ	ice a
	20-bit physical address.	1005H							
	Offset address	5555H							
	Segment address	0001 0000 00	000 0	101					
	Shifted by 4 bit position	ns 0001 0000 00	0000	101 0	000				
				+					
	Offset address	0101 0101 0	101 0	0101					
	Physical address	0001 0101 0	101 1	010 (	)101				
		1 5	5	A	5				
16	Explain XLAT instruction, BTL 2								
	• The XLAT (Translate) inc	ruction rankage a b	uto in	tha A	I roo	istor	with o	buto	
	from a 256-byte user code	d translation table	yte m	the P	IL ICE		witti a	Uyte	
	• XI AT is useful for transla	ing characters from	one	rode t	o ano	ther li	ke AS	SCII to	
	EBCDIC and ASCII to H	X etc.			o uno				, ,
17	Draw the PSW format for 8086.(M	y/June 2016) BTL	2						
	B1 B1 B1 B1 B1 B1	B9 B8 B7	B6	B5	B4	B3	B2	B1	B0
	5 4 3 2 1 0								
	U U U U OF D	IF TF SF	ZF	U	AF	U	PF	U	CF
	U: Undefined; CF : Carry flag	- Set by carry	y out o	of MS	SB				
	PF: Parity flag- set if result has even	arity; AF : Aux	iliary	carry	flag	- used	for B	CD	
	operation; ZF : Zero flag - set if resu	t = 0; SF : Sign	1 flag	- set	if resu	lt is –	ve.		1.1
	IF : Irap flag - set to enable sin	gle step execution n	node.	IF: I	nterru	pt fla	g- set	to en	able
	Overflow flag used for signed arithm	hable auto decrement	nt mo	de lo	r strin	g oper	ation	;OF:	
18									
	Explain the function of TEST pin in	8086 BTL 2				_			
	This input is examined by a "WAIT"	nstruction. When th	e pro	cesso	r exec	utes V	VAIT		
	instruction, it enters into wait state (lo	le state). If the TES	I pin	goes	low, t	he pro	cesso	or Will	4.0
19	come out from the idle state and cont	iues the execution; (		wise i				ne sta	le.
	Give the operation of CBW and TE	ST instructions of 8	3086?	' (Nov	v 2013	5) BTI			C A T
	CBW instruction converts the by	e in AL to word value	ue in $10^{-1}$	AX t	y exte	ending	g the s	sign of	I AL
	operands undefine the flag registers w	istruction performs	s 10g1 ml+	cal A		operat	lon c	n the	ιwo
20	operations updating the mag registers w	infout saving the res	suit						
20	What do you mean by addressing n	odes? (May 2014) l	BTL	1					

	The addressing modes clearly specify the location of the operand and also how its location may be determined.
21	What is meant by a vectored interrupt? (May 2014) BTL 1
	There is an interrupt vector table which stores the information regarding the location of interrupt service routine (ISR) of various interrupt. Whenever an interrupt occurs the memory location of ISR is determined using the vector table and the program control branches to ISR after saving the flags and the program location.
22	<ul> <li>Write about the different types of interrupts supported in 8086. (May 2015) BTL1 Interrupts in 8086 are classified into three. They are: <ul> <li>i) Pre defined interrupt</li> <li>Type 0 to Type 4 interrupts.</li> <li>ii) Hardware interrupt</li> <li>Mask able interrupt and Non Mask able interrupt</li> <li>iii) Software interrupt(INT n)</li> <li>256 types of software interrupt.</li> </ul></li></ul>
23	Define Stack. (May/June 2016) (Apr/May 2017) BTL 1
	A <b>stack</b> pointer is a small register that stores the address of the last program request in a <b>stack</b> . A <b>stack</b> is a specialized buffer which stores data from the top down. As new requests come in, they "push down" the older ones.
24	What are Macros .MAY 2018, <u>APRIL/MAY 2019</u> BTL 1
	When procedure is called within the main program by an assembler, the program control will be transferred to the procedures starting address and starts execution of a group of instructions available in the procedure. In macros, whenever macro is called by its name, each time the assembler will insert the defined group of instructions in the main program itself i.e., program control is not transferred anywhere.
25	Given that (BX=0158. (D I)=10A5 Displacement =1B57 (DS)=2100 .Determine the effective address and physical address for the following addressing modes. (a) Register In direct (b).Relative based indexed. <u>April/may 2019</u> BTL 1
26	<ul> <li>What is the need for interrupts in microprocessor operations?(DECEMBER 2018) BTL 1</li> <li>To perform subtask and subprogram</li> <li>To increase system speed</li> <li>During execution of certain task with the program has to transfer to other program operation.</li> <li>To halt the processor</li> </ul>

07	
27	What are Byte and string manipulation? (DECEMBER 2018) BTL 1
	In byte manipulation, the arithmetic and logical operations are performed on byte data.
	Eg: AND & OR operation.
	When same arithmetic or logical operation is performed on multiple bytes one by one ,the
	operation is called string manipulation. Eg: MOVSB, STOSB
	PART B/ UNIT I
1	Discuss in detail the three types of interrupt system of Intel 8086. (May 2014) (Apr/May 2016, 2017) (13M) <u>APRIL/ MAY 2019</u> BTL 6
	<b>Ans: Refer</b> Yu-Cheng Liu, Glenn A.Gibson, "Microcomputer systems: The 8086 / 8088 Family -Architecture, Programming and Design", Second Edition, Prentice Hall of India, 2007. <b>PG.NO:169-173</b>
	• 8086 can implement seven different types of interrupts.
	• NMI and INTR are external interrupts implemented via <i>Hardware</i> .
	• INT n INTO and INT3 (breakpoint instruction) are software interrupts implemented
	through Program
	The 'divide by 0' and 'Single stop' are interrupts initiated by CPU
	• The divide-by-0 and Single-step are interrupts <i>initiated by</i> CFO.



The lower and upper ends of the memory map are shown separately — carmarking some spa



	Prefix	Used with	Meaning
	REP	MOVS STOS	Repeat while not end of string CX ≠ 0
	REPE/REPZ	CMPS SCAS	Repeat while not end of string and strings are equal CX ≠ 0 and ZF = 1
	REPNE/REPNZ	CMPS SCAS	Repeat while not end of string and strings are not equal CX ≠ 0 and ZF = 0
SUM DW ? DATA ENDS CODE SEGMI ASSUME DS: START: MOV AX,DAT MOV DS,AX LEA SI,ARR MOV AX,0 MOV CX,LEN REPEAT: MOV BL,ARF MOV BL,ARF MOV BH,0 ADD AX,BX INC SI LOOP REPEA MOV SUM,AT MOV AH,4CF INT 21H CODE ENDS	ENT DATA CS:CODE FA R [SI] T X H		
			(7

		Mnemonic	Meaning	Format	Operation
		LOOP	Loop	LOOP Short-label	(CX)←(CX) - 1
			2126		Jump is initiated to location defined by short-label if (CX)
					≠ 0; otherwise, execute next sequential instruction.
		LOOPE/LOOPZ	Loop while equal/loop while zero	LOOPE/LOOPZ Short-label	$(CX) \leftarrow (CX) - 1$ Jump to the location by short- label if $(CX) \neq 0$ and $(ZF) = 1$ ; otherwise execute next sequential instruction.
		LOOPNE/ LOOPNZ	Loop while not equal/ loop while not zero	LOOPNE/LOOPNZ Short-label	$(CX) \leftarrow (CX) - 1$ Jump to the location defined by short label if $(CX) \neq 0$ and $(ZF) = 0$ ; otherwise execute next sequential instruction
	DA VA VA RES DA ASS CO STA MC MC MC MC MC MC INT CO ENT	TA SEGMENT R1 DB 0EDH R2 DB 99H S DW? TA ENDS SUME CS: COI DE SEGMENT ART: MOV AX V DS, AX V AL, VAR1 V BL, VAR2 IL BL V RES, AX V AH, 4CH C 21H DE ENDS	DE, DS:DATA , DATA		(3M
6	Exp	blain the differ	ent instruction used	for input and ou	tput operation in I/O mapped I/O
	mo	de of 8086. (13)	M) BTL 5	-	••
	An	s: Refer. Do	oughlas V.Hall, "N	Aicroprocessors a	and Interfacing, Programming and
	Har	aware:, TMH, 2	there is only one	) addrass space Th	is address space is allocated to bed
	•	memory and L	O devices. Some a	ddresses are assig	$\frac{15}{2}$ address space is anotated to bold gned to memories and some to $\frac{1}{6}$
		devices.	Line Some u		
	•	The address for memories. An I assigned to each In this scheme	r I/O devices is diff /O device is also treat h memory location and e, all data transfer	erent from the ad- ated as a memory l and one address is a instructions of the	dresses which have been assigned to ocation. In this scheme one address i assigned to each I/O device. he microprocessor can be used fo
	•	transferring dat For example, 1 location or an i register pair is a	a from and to either r MOV D,M instructing nput device to the reassigned to a memory	nemory or I/O dev on would transfe egister D, depending location or to an	vices. r one byte of data from a memory ng on whether the address in the H-I input device.
	•	If H-L contains location to regis	s address of a memo ster D, while if H-L	pair contains the a	will be transferred from that memory ddress of an input device, data will b
	•	transterred fron This scheme is distinguish betw	n that input device to s suitable for small ween memory and I/C	register D. systems. In this s devices. An I/O o	scheme, IO/ M signal is not used to device is interfaced in the same



	<b>TEST :</b> This input is examined by a 'WAIT' instruction. If the TEST pin goes low, execution will continue, else the processor remains in an idle state. The input is synchronized internally during each clock cycle on leading edge of clock. (1M)
10	<ul> <li>i) Explain briefly about internal hardware architecture of 8086 microprocessor with a neat diagram.(10M)</li> <li>ii) Write a 8086 assembly language program to convert BCD data</li> <li>Binary data.(3M) (May 2015) (Apr/May 2017). APRIL/MAY 2019,NOV /DEC 2019.</li> <li>BTL 5</li> </ul>
	<b>Ans: Refer</b> Yu-Cheng Liu, Glenn A.Gibson, "Microcomputer systems: The 8086 / 8088 Family -Architecture, Programming and Design", Second Edition, Prentice Hall of India, 2007. <b>PG.NO:26-33</b>
	• It is a 16-bit Microprocessor (μp). It's ALU, internal registers works with 16bit binary word
	<ul> <li>8086 has a 20 bit address bus can access up to 220= 1 MB memory locations.</li> <li>8086 has a 16bit data bus. It can read or write data to a memory/port either 16bits or 8 bit at a time.</li> </ul>
	<ul> <li>It can support up to 64K I/O ports.</li> <li>It provides 14, 16 -bit registers.</li> </ul>
	<ul> <li>Frequency range of 8086 is 6-10 MHz</li> <li>It has multiplexed address and data bus AD0- AD15 and A16 – A19</li> </ul>
	<ul> <li>It requires single phase clock with 33% duty cycle to provide internal timing.</li> </ul>
	• It can prefetch up to 6 instruction bytes from memory and queues them in order to speed up instruction execution.
	<ul> <li>It requires +5V power supply.</li> <li>A 40 pin dual in line package.</li> </ul>
	<ul> <li>8086 is designed to operate in two modes, Minimum mode and Maximum mode.</li> </ul>
	• The minimum mode is selected by applying logic 1 to the MN / MX# input pin. This is a single microprocessor configuration.
	• The maximum mode is selected by applying logic 0 to the MN / MX# input pin. This is a multi micro processors configuration
	B-BUS B-BUS
	CS Queue
	EU 1 Control System
	A-Bus
	Art     AL       BH     BL       CH     CL       DH     DL
	SP BP SI
	DI Operands Flags
	DATA SEGMENT (10M)
	BCD DW 27H BIN DW 2
	DATA ENDS
	CODE SEGMENT

	ASSUME CS:CODE,DS:DATA	
	START: MOV AX,DATA	
	MOV DS,AX	
	MOV AX,BCD	
	AND AX,07H	
	MOV BX,AX	
	MOV AX,BCD	
	AND AX,0F0H	
	MOV CX,0AH	
	MUL CX	
	ADD AX,BX	
	MOV BIN,AX	
	MOV AH,4CH	
	INT 21H	
	CODE ENDS	
	END START	(3M)
11	i) Explain about ASSUME, EQU, DD assembler directives.(6)	
	ii) Explain briefly about interrupt handling process in 8086.(7) (May 2015) B	TL 5
	Ans: Refer. Doughlas V.Hall, "Microprocessors and Interfacing, Program	nming and
	Hardware:,TMH, 2012 PG.NO:6.31-6.32	
	ASSUME : assume logical segment name	
	It is used to assign the names of the logical segments used in the program.	
	Syntax : ASSUME segment register : name	
	Eg) ASSUME CS : CODE	
	ASSUME DS : DATA	(2M)
	DD : Define Double Word	
	It is used to reserve four bytes	
	Syntax : Name of the variable DD Initial values	
	Eg) number DD 12345678	(2M)
	EQU : Equate	
	It is used to assign a label with a value or a symbol. The use of this directive is to re-	duce
	the recurrence of the numerical values or constants in a program.	
	Syntax : name EQU expression/text	
	Eg) label EQU 0500H	
	Addition EQU ADD	(2M)
	When an interrupt occurs (hardware or software), the following things happen: The	contents of
	flags register. CS and IP are pushed on to the stack. TF and IF are cleared which disa	able single
	step and INTR interrupts respectively. Program jumps to the starting address of ISS	At the end
	of ISS, when IRET is executed in the last line, the contents of flag register. CS and I	P are
	popped out of the stack and placed in the respective registers. When the flags are res	stored, IF
		/

and TF get back their previous values.





	AH is incremented by one. If the value in the lower nibble of AL is greater than 9 than the AL is incremented by 06, AH is incremented by 1, the AF and CF flags are set to 1, and the higher 4 bits of AL are cleared to 0. The remaining flags are unaffected. The AH is modified as sum of previous contents (usually 00) and the carry from the adjustment. This instruction does not gives exact ASCII codes of the sum, but they can be obtained by adding 3030H to AX. (3M) AAS: ASCII Adjust AL After Subtraction AAS instruction corrects the result in AL register after subtracting two unpacked ASCII operands. The result is in unpacked decimal format. If the lower 4 bits of AL register are greater than 9 or if the AF flag is 1, the AL is decremented by 6 and AH register is decremented by 1, the CF and AF are set to 1.
	Otherwise, the CF and AF are set to 0, the result needs no correction. As a result, the upper nibble of AL is 00 and the lower nibble may be any number from 0 to 9. The procedure is similar to the AAA instruction. AH is modified as difference of the previous contents (usually zero) of AH and the borrow for adjustment.
2	Explain the operations of instructions queue residing in BIU (May 2017) (15M) BTL 6
	• The instruction queue is 6-bytes in length, operates on FIFO basis, and receives the
	instruction codes from memory.
	<ul> <li>BIU fetches the instructions meant for the queue anead of time from memory.</li> <li>In case of HIMP and CALL instructions, the queue is dumped and payuly formed from</li> </ul>
	• In case of JOMP and CALL instructions, the queue is dumped and newly formed from the new address
	Time required for execution of two
	instructions without pipelining
	← Saved →
	$F_1$ $D_1$ $E_1$ $F_2$ $D_2$ $E_2$
	BIU F <sub>1</sub> F <sub>2</sub> F <sub>3</sub>
	Overlapping phases
	EU $D_1$ $E_1$ $D_2$ $E_2$ $D_3$ $E_3$ $$
	Time required for execution of
	two instructions because of pipelining D= Decode
	E=Execute (15M)
3	Explain the Programmers model of 8086 (May 2018) (15M) BTL 5
	• Data group, pointers and index group, status and control flag group and segment group.
	• The data group consists of AX (accumulator), BX (base), CX (count) and DX (data).
	• Pointer and Index group consist of SP (Stack pointer), BP (Base pointer), SI (Source Index), DI (Destination index) and IP (Instruction pointer)
	<ul> <li>Segment group consists of ES (Extra Segment), CS (Code Segment), DS (Data Segment) and SS (Stack</li> </ul>
	Segment).
	• Control flag group consists of a single 16-bit flag register.

Т

Accumulator A Base register B	x	AH BH	AL BL		ļ	General purpose	
Counter C Data E	x x	CH DH	CL DL	ļ		registers	
Stack poin Base poin	ter ter	S	SP SP		ļ	Pointers	
Instruction poir Source ind	nter ex	l S	P SI		 	Index	
Destination in Code segme	nt	(	) CS	ľ	)	legisters	
Data segme Stack segme	ent	S	os Ss		}	Segment registers	
Extra segme	ent	F	ES FLAGS	ľ	I	Status register	

UNIT II

8086 signals – Basic configurations – System bus timing –System design using 8086 – I/O programming - Introduction to Multiprogramming - System Bus Structure - Multiprocessor configurations - Coprocessor, Closely coupled and loosely Coupled configurations -Introduction to advanced processors. **O**. **Ouestions & Answers** No. 1 What is meant by multiprocessor system? BTL 1 If a microprocessor system contains two or more components that can execute instructions independently then the system is called as multiprocessor system. What is meant by multiprogramming? (Apr/May 2017) BTL 1 2 Multitasking has the same meaning of multiprogramming but in a more general sense, as it refers to having multiple (programs, processes, tasks, threads) running at the same time. This term is used in modern operating systems when multiple tasks share a common processing resource (e.g., CPU and Memory). Multiprogramming is a rudimentary form of parallel processing in which several programs are run at the same time on a uniprocessor. Since there is only one processor, there can be no true simultaneous execution of different programs. What is closely coupled configuration BTL 1 3 If the processor supporting processor, clock generator, bus control logic, memory and I/O System, communicate shared memory then it is called closely coupled system. What the advantages are of loosely coupled? BTL 1 APRIL/MAY 2019 BTL 1 4 Better system throughput by having more than one processor. A greater degree of parallel processing can be achieved. • System structure is more flexible. • A failure in one module does not cause any breakdown of the system. What is meant by memory contention & hot spot contention? BTL 1 5 A memory module can handle only one access request at a time. Hence when several processors request the same memory module it gives rise to memory contention. When several processors repeatedly across the same memory location, it gives rise to hot spot contention. What is meant by bus arbitration? BTL 1 6 The mechanism which decides the selection of current master to access bus is known as bus arbitration. What are the advantages of Daisy Chaining? BTL 1 7 It is simple and cheaper method It requires the least number of lines and this number is independent of the number of masters in the system. What is meant by bus arbitration? BTL 1 8 The mechanism which decides the selection of current master to access bus ia called bus arbitration. What is meant by Numeric processor? BTL 1 9 The numeric processor 8087 is a coprocessor which has been specially designed to work under the control of the processor 8086 and to support additional numeric processing capabilities. On which data types can memory operands operate? BTL 1 10 1. Word integer, 2.Short integer, 3.Long integer, 4.Packed BCD, 5.Short real, 6Long Real 7. Temporary real What is the use of TC STOP Mode? BTL 1 11 If the TC Stop bit is set the channel is disabled after the TC output goes high, thus automatically preventing further DMA Operation on that channel. What are advantages of coprocessor? (May 2014) BTL 1 12 The co-processors & supplementary processors which can fetch operands & execute it. It can

	read CPU status & queue status, make bus and interrupt request, receive reset & ready signals,
10	Nu stimulation and the second the external op code.
13	The 8086/8088 must be supplemented with co-processors that extends the instruction set to allow the necessary special computations to be accomplished more efficiently. Eg: 8087 Numeric Data Processor.
14	What is a Floating point Coprocessor? (Nov 2013) BTL 1
	The floating point coprocessor uses real data types or floating point types of the following format: Real data $X=\pm 2^{exp}\times$ mantissa, which may vary from extremely small to extremely large values.
15	What is meant by loosely coupled configuration? (May 2014) (Apr/May 2016) BTL 1 In a loosely coupled multiprocessor system each CPU has its own bus control logic and bus arbitration is resolved by extending this logic and adding external logic that is common to all the modules.
16	<b>Differentiate external vs. internal bus. (Apr/May 2016) BTL 4</b> The internal data bus is the one responsible for transferring the data between the data registers and each other or between the data registers and the CPU. The external data bus transfers the data between the internal registers and the external memory or directly to the output.
17	Define Bus. Why Bus request and cycle stealing are required? (May 2015) BTL 1
	Bus is a group of parallel conductors which carries data,
	address and control signals from one unit to another unit.
	Bus request and Cycle stealing are required to access the
	RAM without interfering with the CPU. It is similar to
	DMA for allowing I/O controllers to read or write RAM
	without CPU intervention.
10	Draw the read and timing diagram for minimum made (May 2015) PTL 2
18	Draw the read cycle timing diagram for minimum mode. (May 2015) BTL 2
18	Draw the read cycle timing diagram for minimum mode. (May 2015) BTL 2
18	Draw the read cycle timing diagram for minimum mode. (May 2015) BTL 2
18	Draw the read cycle timing diagram for minimum mode. (May 2015) BTL 2
18	Draw the read cycle timing diagram for minimum mode. (May 2015) BTL 2
18	Draw the read cycle timing diagram for minimum mode. (May 2015) BTL 2
18	Draw the read cycle timing diagram for minimum mode. (May 2015) BTL 2
18 19	Draw the read cycle timing diagram for minimum mode. (May 2015) BTL 2 Write some example for advanced processor. (Apr/May 2017) BTL 1 ARM Processor
18 19	Draw the read cycle timing diagram for minimum mode. (May 2015) BTL 2 Write some example for advanced processor. (Apr/May 2017) BTL 1 ARM Processor AMD Processor
18 19 20	Draw the read cycle timing diagram for minimum mode. (May 2015) BTL 2 Write some example for advanced processor. (Apr/May 2017) BTL 1 ARM Processor AMD Processor What is the function of BHE signal in 8086? BTL 1
18 19 20	Draw the read cycle timing diagram for minimum mode. (May 2015) BTL 2 Write some example for advanced processor. (Apr/May 2017) BTL 1 ARM Processor AMD Processor What is the function of BHE signal in 8086? BTL 1 BHE signal means Bus High Enable signal. The BHE signal is made low when there is some
18 19 20	Draw the read cycle timing diagram for minimum mode. (May 2015) BTL 2 Write some example for advanced processor. (Apr/May 2017) BTL 1 ARM Processor AMD Processor What is the function of BHE signal in 8086? BTL 1 BHE signal means Bus High Enable signal. The BHE signal is made low when there is some read or write operation is carried out. ie .When ever the data bus of the system is busy i.e.
18 19 20	Draw the read cycle timing diagram for minimum mode. (May 2015) BTL 2 Write some example for advanced processor. (Apr/May 2017) BTL 1 ARM Processor AMD Processor What is the function of BHE signal in 8086? BTL 1 BHE signal means Bus High Enable signal. The BHE signal is made low when there is some read or write operation is carried out. ie .When ever the data bus of the system is busy i.e. whenever there is some data transfer then the BHE signal is made low.
18 19 20 21	Draw the read cycle timing diagram for minimum mode. (May 2015) BTL 2 Write some example for advanced processor. (Apr/May 2017) BTL 1 ARM Processor AMD Processor What is the function of BHE signal in 8086? BTL 1 BHE signal means Bus High Enable signal. The BHE signal is made low when there is some read or write operation is carried out. ie .When ever the data bus of the system is busy i.e. whenever there is some data transfer then the BHE signal is made low. State the significance of LOCK signal in 8086? BTL 1
18 19 20 21	Draw the read cycle timing diagram for minimum mode. (May 2015) BTL 2 Write some example for advanced processor. (Apr/May 2017) BTL 1 ARM Processor AMD Processor What is the function of BHE signal in 8086? BTL 1 BHE signal means Bus High Enable signal. The BHE signal is made low when there is some read or write operation is carried out. ie .When ever the data bus of the system is busy i.e. whenever there is some data transfer then the BHE signal is made low. State the significance of LOCK signal in 8086? BTL 1 If 8086 is working at maximum mode, there are multiprocessors are present. If the system bus
18 19 20 21	Draw the read cycle timing diagram for minimum mode. (May 2015) BTL 2 Write some example for advanced processor. (Apr/May 2017) BTL 1 ARM Processor AMD Processor What is the function of BHE signal in 8086? BTL 1 BHE signal means Bus High Enable signal. The BHE signal is made low when there is some read or write operation is carried out. ie .When ever the data bus of the system is busy i.e. whenever there is some data transfer then the BHE signal is made low. State the significance of LOCK signal in 8086? BTL 1 If 8086 is working at maximum mode, there are multiprocessors are present. If the system bus is given to a processor then the LOCK signal is made low. That means the system bus is busy
18 19 20 21	Draw the read cycle timing diagram for minimum mode. (May 2015) BTL 2 Write some example for advanced processor. (Apr/May 2017) BTL 1 ARM Processor AMD Processor What is the function of BHE signal in 8086? BTL 1 BHE signal means Bus High Enable signal. The BHE signal is made low when there is some read or write operation is carried out. ie .When ever the data bus of the system is busy i.e. whenever there is some data transfer then the BHE signal is made low. State the significance of LOCK signal in 8086? BTL 1 If 8086 is working at maximum mode, there are multiprocessors are present. If the system bus is given to a processor then the LOCK signal is made low. That means the system bus is busy and it cannot be given of any other processors. After the use of the system bus again the LOCK
18 19 20 21	Draw the read cycle timing diagram for minimum mode. (May 2015) BTL 2 Write some example for advanced processor. (Apr/May 2017) BTL 1 ARM Processor AMD Processor What is the function of BHE signal in 8086? BTL 1 BHE signal means Bus High Enable signal. The BHE signal is made low when there is some read or write operation is carried out. ie .When ever the data bus of the system is busy i.e. whenever there is some data transfer then the BHE signal is made low. State the significance of LOCK signal in 8086? BTL 1 If 8086 is working at maximum mode, there are multiprocessors are present. If the system bus is given to a processor then the LOCK signal is made low. That means the system bus is busy and it cannot be given of any other processors. After the use of the system bus again the LOCK signal is made high. That means it is ready to give the system bus to any processor.
18 19 20 21 22	Draw the read cycle timing diagram for minimum mode. (May 2015) BTL 2 Write some example for advanced processor. (Apr/May 2017) BTL 1 ARM Processor AMD Processor What is the function of BHE signal in 8086? BTL 1 BHE signal means Bus High Enable signal. The BHE signal is made low when there is some read or write operation is carried out. ie .When ever the data bus of the system is busy i.e. whenever there is some data transfer then the BHE signal is made low. State the significance of LOCK signal in 8086? BTL 1 If 8086 is working at maximum mode, there are multiprocessors are present. If the system bus is given to a processor then the LOCK signal is made low. That means the system bus is busy and it cannot be given of any other processors. After the use of the system bus again the LOCK signal is made high. That means it is ready to give the system bus to any processor. What are the functions of status pins in 8086? BTL 1
18 19 20 21 22	Draw the read cycle timing diagram for minimum mode. (May 2015) BTL 2 Write some example for advanced processor. (Apr/May 2017) BTL 1 ARM Processor AMD Processor What is the function of BHE signal in 8086? BTL 1 BHE signal means Bus High Enable signal. The BHE signal is made low when there is some read or write operation is carried out. ie .When ever the data bus of the system is busy i.e. whenever there is some data transfer then the BHE signal is made low. State the significance of LOCK signal in 8086? BTL 1 If 8086 is working at maximum mode, there are multiprocessors are present. If the system bus is given to a processor then the LOCK signal is made low. That means the system bus is busy and it cannot be given of any other processors. After the use of the system bus again the LOCK signal is made high. That means it is ready to give the system bus to any processor. What are the functions of status pins in 8086? BTL 1 S2 S1 S0
18 19 20 21 22	Draw the read cycle timing diagram for minimum mode. (May 2015) BTL 2         Write some example for advanced processor. (Apr/May 2017) BTL 1         ARM Processor         AMD Processor         What is the function of BHE signal in 8086? BTL 1         BHE signal means Bus High Enable signal. The BHE signal is made low when there is some read or write operation is carried out. ie .When ever the data bus of the system is busy i.e. whenever there is some data transfer then the BHE signal is made low.         State the significance of LOCK signal in 8086? BTL 1         If 8086 is working at maximum mode, there are multiprocessors are present. If the system bus is given to a processor then the LOCK signal is made low. That means the system bus us is busy and it cannot be given of any other processors. After the use of the system bus again the LOCK signal is made high. That means it is ready to give the system bus to any processor.         What are the functions of status pins in 8086? BTL 1         State the functions of status pins in 8086? BTL 1         State the functions of status pins in 8086? BTL 1

	0 1 0 Write I/O
	0 11 Halt
	1 00Code access
	1 0 1 Read memory
	1 1 0 Write memory
	1 1 1 inactive
	S4 S3
	0 0I/O from extra segment
	0 1 I/O from Stack Segment
	1 0 I/O from Code segment
	1 1 I/O from Data segment
	S5Status of interrupt enable flag
	S6Hold acknowledge for system bus
	S7 Address transfer
23	Give the functions of coprocessor. BTL 1
	Coprocessors cannot fetch instructions from memory, execute program flow control
	instructions, do input/output operations, manage memory, and so on. The coprocessor requires
	the host (main) processor to fetch the coprocessor instructions and handle all other operations
	aside from the coprocessor functions. In some architecture, the coprocessor is a more general-
	purpose computer, but carries out only a limited range of functions under the close control of a
	supervisory processor.
- 2.4	
24	What is the need for multi processor system? BTL I
	Due to the limited data width and lack of floating point arithmetic instructions, 8086 requires
	many instructions for computing even single floating point operation. For this NDP (808/) is
	used. Some processor like DMA controllers can help 8086 with low level operations while the
	CPU can take care of high level operations.
25	What is Multiprocessing? NOV/DEC 2018 BTL 1
23	Multiprocessing is the use of two or more central processing units (CPUs) within a single
	computer system. The term also refers to the ability of a system to support more than one
	processor and/or the ability to allocate tasks between them
	processor and or the domey to anocate tasks between them.
30	Define system bus timing, BTL 1
50	Timing diagram of 8086 bus cycles includes general bus operation, memory & I/O read cycle
	and memory & I/O write cycle in minimum mode operation, memory & I/O read cycle and
	memory & I/O write cycle in maximum mode operation. Interrupt acknowledgement, bus
	request, bus grant timing in minimum and maximum mode operation.
31	Draw the format of the Flag register. APRIL/ MAY 2019 BTL 1



### **Programmed I/O:**

• I/O operations will mean a data transfer between an I/O device and memory or between an I/O device and the CPU. If any computer system I/O operations are completely controlled by the CPU, then that system is said to be using 'programmed I/O'.







	SKIP PRINT MSG2	
	CODE ENDS	
	FND START	(1 <b>3</b> M)
		(15101)
7	<ul> <li>With neat block diagram explain the architecture of 8086 in min configuration. Also explain the bus timing diagram for input and output maximum mode. <u>APRIL/MAY 2019</u> BTL 3</li> <li>1.A minimum mode of 8086 configuration depicts a standalone system of comput other processor is connected. This is similar to 8085 block diagram with the follow difference.</li> <li>2. The Data transceiver block which helps the signals traveling a longer distance t up. Two control signals data transmit/ receive are connected to the direction input (Transmitter/Receiver) and DEN* signal works as enable for this block.</li> <li>Steps:</li> <li>For interfacing memory module to 8086, it is necessary to have odd and even me banks. This is implemented by using two EPROMs and two RAMs. Data line connected to odd bank of EPROM and RAM, and data lines D7 - D0 are combank of EPROM and RAM.</li> <li>Address lines are connected to EPROM and RAM as per their capacities.</li> <li>RD signal is connected to WR signal of RAMs.</li> <li>WR signals is connected to the output enable (OE) signals for memory and devices. These chip select signals are logically ORed with either BHE or to generate chip select signals.</li> <li>RD and WR signals are connected to the RD and WR signals of I/O device.</li> <li>Data lines D15-D0 are connected to the data lines of I/O device.</li> </ul>	imum mode transfer on a er where no wing o get boosted of transceiver emory es DI5-D8 are nected to even s. I/O ate final
	RD WR CSH RAM CSL CELCEROE CS RD WR EPROM VO	
	DATA BUS	(13M)
8	Explain the pin details of 8086 <u>APRIL/ MAY 2018</u> BTL 3 (13M)	





The Fig. shows nonhierarchical loosely coupled multiprocessor system. In loosely coupled systems, each processor has a set of input-output devices and a large local memory where it accesses most of the instructions and data. The processor, its local memory and input-output interfaces are together called computer module. Processes which execute on different computer modules communicate by exchanging messages through a Message Transfer System (MTS). The coupling in such a system is very loose. Hence, such systems are also referred to as a distributed systems.



(15M)

### 2 Discuss Multiprogramming concept in detail (15M) BTL 3 (May 2015)

#### **Multiprogramming:**

A process can be defined as a programming unit which performs an independent task. A processor that process (execute) serially, because it can process one task at a time that's why it is called **uniprogramming system. In a multiprogramming** environment, the codes for two 'or' more processes are in memory at the same time and are executed by time-multiplexing.

The performance of a system is generally measured in terms of the number of jobs completed in a time period (that is referred as **system through put**).

The following Figure presents completion of a task consisting two processes P1 and P2 by using

uniprogramming.

1) The P1 starts and continue until F/O is required (Point A), then FÍO is initialized and the processing continues in parallel with 1/0 until the processing requires the input data. At this time it should wait until I/O is finished (Point B).

The 110 in finished (Point C) the processing is resumed and the same description applies to point D, E and F. At the end of P1, P2 can start which has the same operation as that P1.



# UNIT III I/O INTERFACING

Memory Interfacing and I/O interfacing - Parallel communication interface – Serial communication interface – D/A and A/D Interface - Timer – Keyboard /display controller – Interrupt controller – DMA controller – Programming and applications Case studies: Traffic Light control, LED display, LCD display, Keyboard display interface and Alarm Controller.

Part A
Q. No. Ouestions & Answers

1	Name the Command word to set bit PC, using BSR mode. BTL 1
	0 D6 D5 D4 D3 D2 D1 D0
	D6,D5,D4 – Don't Care
	D3,D2,D1- Bit Select
	Do- Bit set. Reset
2	Why the 8255A is designed so that only the bits in PORT C can be set/reset? BTL 1
	Since the pins are designed to activate for selecting Port A
	and Port B.
3	What is the use of BSR mode in 8255 BTL 1
_	It is used for setting and Reset the Bits
4	List the advantages and disadvantages of parallel communication over serial
	communication. (Apr/May 2016) BTL 1
	For transferring data between computers, laptops two methods are used, namely, Serial
	Transmission and Parallel Transmission. There are some similarities and dissimilarities
	between them. One of the primary differences is that: in Serial Transmission data is sent bit by
	bit whereas, in Parallel Transmission a byte (8 bits) or character is sent.
5	What is key bouncing? (Apr/May 2016) BTL 1
-	When a key is pressed the contact bounce back and forth and settle down only after a small
	time delay (about 20ms). Even though a key is actuated once, it will appear to have been
	actuated several times. This problem is called Key Bouncing
6	How does 8255 PPI discriminate between the memory section data and I/O section data
-	BTL 1
	The 8255 PPI discriminate between memory section data
	and I/O Section by use of the Address lines and by use of
	the decoder.
7	What is the function of STB and OBF signal in the 8255 when programmed for mode $-1$
	operation? BTL 1
	The input device activates this signal to indicate CPU that
	the data to be read is already sent on the port lines of 8255
	port.
8	Name the major block of 8259 Programmable Interrupt Controller. BTL 1
	There are three major blocks 1. Interrupt service register,
	2. Priority resolver, 3. Interrrupt Request Register,
	4.Interrupt Mask Register
9	What are the modes of operation of 8259 Interrupt Controller? BTL 1
	1. Fully Nested Mode, 2. Special Fully Mode, 3. Rotating Priority Mode, 4. Special masked
	Mode, 5.Polled Mode.
10	What is the maximum number of devices that can be connected to interrupt mode BTL 1
	We can connect 8 Devices in the interrupt mode
11	Mention the function of SP/EN signal in the 8259 PIC. BTL 1
	With the help of SP/EN signal it can either be operated in
	Master mode and Salve Mode
12	Why CAS2-CAS0 lines on 8259 PIC are bi-directional? BTL 1
	CAS2-CAs0 is used for selecting one of the possible slaves
	that can be connected.
13	What is the use of address enable (AEN) pin of 8257 DMA Controller? BTL 1
	ALE is used to differentiate between the Address and Data Signals.
14	What are the operating modes of 8255? (Nov/Dec 2013) BTL 1
	Mode-0, Mode-1 and Mode-2.
15	What is bus stealing? (Nov/Dec 2013) BTL 1
	During DMA data transfer, the I/O component connected
	to the system bus is given control of the system bus for a
	bus cycle. This is called bus stealing or cycle stealing.

16	What are the advantages of Programmable Interval Timer/Counter IC? (May/Jun 2014)						
	BILI						
	• Interrupt a time sharing operating system at evenly spaced intervals.						
	• Output precisely timed signals with programmed period to an I/O device.						
	0 1	• Co	ount the nu	umber of t	times an ev	ent occurs in an ex	cternal experiment.
	Cause th	e process	or to be 1	nterrupted	l after a pro	grammable	
17	number	of externa	al events l	nave occu	rred.		T 1
1/	List the features of Memory Mapped I/O. (May/Jun 2014) BTL 1						
		• In	e device i	egisters c	an be acces	sed and manipula	ted with any instruction or
	The mer	ado imum nu	ressing n	node. voilable r	nomory loo	otions is	
	reduced	IIIIuIII IIu	moer or a	vanable i	nemory loc		
18	Cive the	Various	modes a	nd Annli	cations of	8254 (Max/Jun 2	015) BTL 1
10	Give the		$O = O \cdot I$	nterrunt o	n terminal (	Count ( can be use	ad as Interrupt)
		• M		Incirupi o Iardware	re trigger al	ble One shot (For	generating One shot Pulse)
		M	$ODE 2 \cdot 1$	Rate Gene	erator ( The	mode is used to a	enerate a pulse equal to
		141		given clo	ck perio	d at a given interv	val )
		•	MOI	DE 3: Sau	are wave g	enerator (For gen	erating continuous square
			wave	e)		enermor (1 or gen	
		•	MOI	DE 4: Sof	tware trigge	ered strobe ( To tri	gger after a specific count)
	MODE 5	5: Hardwa	are trigger	red strobe	(To Trigg	er by a	
	hardware	e event)	00				
19	Draw th	e format	of read	back com	mand regi	ster of 8254. (Ap	r/May 2017) BTL 1
	This reg	ister is a	ccessed v	when lines	s A0 & A1	are at logic 1. It	is used to write a command
	word, w	hich spec	cifies the	counter t	o be used,	its mode, and eith	her a read or write operation.
	Followin	ig table sl	hows the	result for	various con	trol inputs.	
	A1	A0	RD	WR	CS	Result	
	0	0	1	0	0	Write Counter	
	0	1	1	0	0	Write Counter	
						1	
	1	0	1	0	0	Write Counter	
						2	
	1	1	1	0	0	Write Control	
					0	Word	
	0	0	0	1	0	Read Counter 0	
	0	1	0	1	0	Read Counter	
						1	
	1	0	0	1	0	Read Counter	
	1	1	0	1	0	2 No operation	
	I V	I V	1	1	0	No operation	
	X	X	T X	T X	1	No operation	
20	What is	moont h	v Direct ]	Momory	Access? B7		
20	11 Hat 18				· ···		
	Direct N	Temory A	Access (D	MA) is a	a capability	provided by som	ne computer bus architectures
	that allows data to be sent directly from an attached device (such as a disk drive) to the			such as a disk drive) to the			
	the mar	on the al	iows data	ter's mot	n unectly I	The microprocess	evice (such as a disk drive) to
	with the	data tran	ne compt sfer thus	speeding	up the over	all computer	
01				speculing		an computer.	
21	What is	meant b	y control	register?	BIL 1		

	A control register is a processor register which changes or controls the general behavior of
	a CPU or other digital device. Common tasks performed by control registers include
	interrupt control, switching the addressing mode, paging control, and coprocessor control.
22	Write a 16 bit delay program in 8086 (Apr/May 2017) BTL 1
	LOOP1: MOV DI, 01ADH
	LOOP: MOV BP, FFFFH
	NOP
	NOP
	NOP
	DEC BP
	JNZ LOOP1
	DEC DI
	JNZ LOOP
23	Give the applications of I/O interface BTL 1
	1. Traffic Light Control
	2. LED and LCD Display
	Alarm Controller
24	List the applications of D/A interface. BTL 1
	The DAC find applications in areas like Digitally controlled gains Motor speed
	controls
	Programmable gain amplifiers etc.
25	What is mode o operation of 8255? BTL 1
	APRIL /MAY 2019.
	Two 8-bit ports (port A and port B) and two 4-bit ports (port C upper and lower) are
	available. The two 4-bit ports can be combined used as a third 8-bit port.
	2. Any port can be used as an input or output port.
	3. Output ports are latched. Input ports are not latched.
	4. A maximum of four ports are available so that overall 16 I/O configurations are
	possible.
26	What are the operating modes in 8279? <u>APRIL /MAY 2019</u> . BTL 1
	8279 provides two output modes for selecting the display options.
	1. Display Scan: In this mode, 8279 provides 8 or 16 character-multiplexed displays those can
	be organized as dual 4-bit or single 8-bit display units.
	2. Display Entry: 8279 allows options for data entry on the displays. The display data is entered
	for display from the right side or from the left side.
	Part B/Unit III
1	With a block diagram of internal structure of 8255 PPI and explain the functions of each
	block Illustrate the 8255 mode 1 output and input port timings. (Apr/May 2017) BTL 5
	(13M)
	Ans: Refer Yu-Cheng Liu, Glenn A.Gibson, "Microcomputer systems: The 8086 / 8088
	Family -Architecture, Programming and Design", Second Edition, Prentice Hall of India,
	2007. <b>PG.NO:369-377</b>
	The parallel input-output port chip 8255 is also called as programmable peripheral input-output
	port. The Intel's 8255 is designed for use with Intel's 8-bit, 16-bit and higher capability
	microprocessors.
	It has 24 input/output lines which may be individually programmed in two groups of twelve
	lines each, or three groups of eight lines. The two groups of I/O pins are named as Group A and
	Group B. Each of these two groups contain a subgroup of eight I/O lines called as 8-bit port and
	another subgroup of four lines or a 4-bit port. Thus group A contains an 8-bit port A along with

a 4-bit port, C upper. The port A lines are identified by symbols PA0 - PA7 while the port C lines are identified as PC4 - PC7. Similarly, Group B contains an 8-bit port B, containing lines PB0 - PB7 and a port C with lower bits PC0 - PC3. The port C upper and port C lower can be used in combination as an port 8-bit port C.









	Mode 0: Interrupt On Terminal Count
	• Mode 0 is typically used for event counting.
	<ul> <li>After the Control Word is written, OUT is initially low, and will remain low until the Counter reaches zero. OUT then goes high and remains high until a new count or a new Mode 0 Control Word is written into the Counter.</li> </ul>
	GATE = 1 enables counting;
	GATE = 0 disables counting. GATE has no effect on OUT.
	<ul> <li>After the Control Word and initial count (say, n =4, m = 5) are written to a Counter, the initial count will be loaded on the next CLK pulse.</li> </ul>
	• This mode can be used as an interrupt.
	$(interrupt) \qquad (n=4) \models \qquad n \longrightarrow$
	Gate
	(interrupt) m=5
	A + B=m
	Mode 3: Square wave Mode
	• Mode 3 is typically used for Baud rate generation.
	<ul> <li>Mode 3 is similar to Mode 2 except for the duty cycle of OUT. OUT will initially be high. When half the initial count has expired, OUT goes low for the remainder of the count.</li> </ul>
	• Mode 3 is periodic; the sequence above is repeated indefinitely. An initial count of N results in a square wave with a period of N CLK cycles.
	• Mode 3 is implemented as follows:
	Even counts:
	OUT is initially high. The initial count is loaded on one CLK pulse and then is decremented by two on succeeding CLK pulses. When the count expires OUT changes value and the Counter is reloaded with the initial count. The above process is repeated indefinitely.
	Odd counts:
	For odd counts, OUT will be high for $(N + 1)/2$ counts and low for $(N - 1)/2$ counts.
	$\begin{array}{c} \text{Clock}  \underline{}  \underline{} $
	$\begin{array}{c} \text{Output} (n=4) \\ 5 \\ 4 \\ 2 \\ 5 \\ 4 \\ 4 \\ 5 \\ 4 \\ 5 \\ 4 \\ 5 \\ 4 \\ 5 \\ 4 \\ 5 \\ 4 \\ 5 \\ 4 \\ 5 \\ 4 \\ 5 \\ 4 \\ 5 \\ 4 \\ 5 \\ 4 \\ 5 \\ 4 \\ 5 \\ 4 \\ 5 \\ 4 \\ 5 \\ 4 \\ 5 \\ 4 \\ 5 \\ 4 \\ 5 \\ 4 \\ 5 \\ 4 \\ 5 \\ 5$
	(13M)
7	(i) Bring about the features of 8251. (6) (Nov 2013)
	(ii) Discuss how 8251 is used for serial data communication. (6). APRIL /MAY 2019.
	(iii) Explain the advantages of using the USART chips in microprocessor based
	systems. (7) BTL 6 (13M)
	Ans: Refer Yu-Cheng Liu, Glenn A.Gibson, "Microcomputer systems: The 8086 / 8088
	Family -Architecture, Programming and Design", Second Edition, Prentice Hall of India,
	2007.PG.NO:361-369
	Architecture of 8251:
	The data buffer interfaces the internal bus of the circuit with the system bus. The read write
	logic controls the operation of the peripheral depending upon the operations initiated by the
	CPU. This unit also selects one of the two internal addresses those are control address and data
	address at the behest of the c/d SIGNAL. The modem control unit handles the modem
	handshake signals to coordinate the communication between the modem and the USART. The
	transmit control unit transmits the data byte received by the data buffer from the CPU for

further serial communication.



used in Industries for various applications. Such as traffic light control, temperature control, stepper motor control, etc. The traffic lights are interfaced to Microprocessor/ Microcontroller system through buffer and ports of programmable

peripheral Interface 8255. So the traffic lights can be automatically switched ON/OFF in desired sequence. The Interface board has been designed to work with parallel port of Microprocessor/Microcontroller system. The hardware of the system consists of two parts. The first part is Microprocessor / Microcontroller based system. Microprocessor/Microcontroller as CPU and the peripheral devices like EPROM, RAM, Keyboard & Display Controller 8279, Programmable as Peripheral Interface 8255, 26 pin parallel port connector, 21 keys Hexa key pad and six number of seven segment LED's. The second part is the traffic light controller interface board, which consist of 36 LED's in which 20 LED's are used for vehicle traffic and they are connected to 20 port lines of 8255 through Buffer. Remaining LED's are used for pedestrian traffic. The traffic light interface board is connected to Main board using 26 core flat cables to 26-pin Port connector. The LED's can be switched ON/OFF in the specified sequence by the Microprocessor/ Microcontroller. The block diagram of the system is shown in fig.1. The layout of the traffic light is shown in fig 2.







	UNIT IV MICROCONTROLLER		
Architecture of 8051 – Special Function Registers(SFRs) - I/O Pins Ports and Circuits -			
Instr	Instruction set - Addressing modes - Assembly language programming.		
	PART A		
Q. No.	Questions & Answers		

1	Discuss the salient featu	res of 8051 family of controllers? BTL 6					
	Eight-bit (	CPU with registers A (the accumulator) and	dB.				
	Sixteen-bi	t program counter (PC)					
	Data point	er (DPTR).					
	Eight-bit program status word (PSW)						
	Eight-bit stack pointer (SP).						
	Internal R	OM or EPROM (4 KB)					
	Internal R	AM (128 bytes)					
	1. Four regist	er banks (each 8 registers)					
	2 16 bytes w	hich may be addressed at bit level					
	2 Fighty hits	of general purpose data memory					
	Two 16	-bit timer / counters: To & T1					
	Full du	nley serial data receivers / transmitter (SP	NIF)				
	Contro	registers: TCON TMOD SCON PCON I	P and IF				
	Contro						
2	What is the size of <b>RA</b> M	Lin 8051? BTL 1					
2	The size of the RAM is	128 bytes					
	1 Four regist	er hanks (each 8 registers)					
	2 16  bytes  M	hich may be addressed at hit level					
	Fighty hits of general nu	rpose data memory					
9	How many norts are av	ailable in 8051 micro controller? BTL 1					
ა	There are mainly fou	r ports available in this 8051 micro contro	ller They are				
	Port <sup>0</sup> serve as	inputs outputs or when used together	as a hi-directional low				
	order address and as	data bus for external memory	as a pr-uncentinal low				
	Dert1: has get n	dual functions					
	<u>Forti</u> : has got he	and as an input ( output port similar in a	normation to nort 1. The				
	alternate use of port2 is to supply a high-order address byte in conjunction with the						
	Borto low order byto	to address systemal memory	ii conjunction with the				
	Porto low-order byte	ut nin similar to the Dort 1. In					
	<b><u>Ports</u>:</b> Is an input / outp	nin has an additional function					
	this case each and every	pin has an additional function.					
4	How to select the registe	er bank of Intel 8051. (May 2015) BIL 1					
	KSO and KSI are the D3	and D4 bits present in the 8-bit					
	register of the PSW						
	0 BANK 0 is selecte	a from internal ROM					
	1 BANK 1 is selecte	a from Internal ROM					
	2 BANK 2 is selecte	d from Internal ROM					
	3 BANK 3 is selected	d from Internal ROM					
5	List the flags of 8051 a	nd give their usage. BTL 1					
	Status flags: These flag	s are modified according to the result of	f arithmetic and logical				
	operations. 1. Carry flag	, 2. Auxiliary carry flag, 3. Overflow	flag, 4. Parity flag and				
	<u>General purpose user f</u>	lags: These flags can be set or cleared	by the programmer as				
	desired 1. Flag 0, 2. GF0	, 3. GF1					
6	What is the difference h	etween micronrocessor and					
0	microcontroller? (May	2014) RTL 1					
	interoconteronter (iviay a						
	It has only CPU	It has CPU, memory, I/O, Timer, AD					
		converter					
	It has more number of	It has less number of instructions for					
	instructions for	transferring data from external					

	transferring data from	memory.	
	No special function	anagial function registers are evailable	
	registers are available	special function registers are available	
7	What is the function of	DPTR register? RTL 1	
/	The data pointer (DPTR	) is the 16-bit address register that can be	used to fetch any 8 hit
	data from the data men	hory space When it is not being used for t	his purpose it can be
	used as two eight bit res	risters. DPH and DPL	inis purpose, it can be
8	What is the significance	of EA line of 8051 microcontroller? (May	y/Jun 2014) BTL 1
	When there is no on-ch	p ROM in microcontroller and EA pin is co	onnected to GND, it
	indicates that the code i	s stored in external ROM.	,
9	What is the difference l	etween MOVX and MOV ? (Nov/Dec 201	3) BTL 1
	The MOV instruction is	used to access code space of on-chip ROM	and MOVX
	instruction is used to ac	cess data space or external memory.	
10	What are the different w	ays of operand addressing in 8051? (Apr/M	ay 2016) BTL 1
	Different ways of addre	ssing modes are1) Immediate addressing n	node 2) Direct
	addressing mode 3) Reg	ister direct addressing mode 4) Register in	direct addressing
	mode 5) Indexed addres	sing mode.	
11	Write an 8051 ALP to t	oggle P1 a total of 200 times. Use RAM loo	cation 32H to hold
	your counter value inst	ead of registers R0-R7. (Apr/May 2016) B	TL 1
	MOV P1,#55H	;P1=55H	
	MOV 32H,#20	;load counter value into RAM loc 32H	
	LOP1: CPL P1 ;toggle	P1	
	ACALL DELAY	Ζ	
	DJNZ 32H,LO	P1 ;repeat 200 times	
12	Mention some of the 8	051 special function register. BTL 1	
	ACC: Accumulator, B: E	-Register, PSW: Program Status Word, SP	: Stack Pointer, DPTR:
	Data Pointer, IE: Interr	upt Enable, SCON: Serial Control, PCON: 1	Power Control.
13	What is the function of	XTAL 1 and XTAL 2 pins? BTL 1	
	8051 internal clock circ	uit. In this crystal of proper frequency can	be connected to these
	two pins. XTAL 1 is con	nected to GND and oscillator signal is conr	nected to XTAL 2.
14	Write an ALP to add th	e values ABH and 47H. Store the result in	n R1. BTL 1
	MOV A, #AB H		
	ADD A, #47 H		
	MOV R1, A		
	L1: SJMP L1		
15	How is RAM memory s	pace allocated in 8051? BTL 1	
	1. $32$ bytes from 00	to 1F H is for register bank and stack.	
	2. 16 Dytes from 20	H to 2FH is for bit addressable read/write	memory
16	80 Dyte 30H to 7FH is 1	or scratch pad	
10	The overflow flag is usually	. Overnow mag: BIL 1 y a single bit in a system status register used to	o indicate when an
	arithmetic overflow has o	y a single bit in a system status register used to curred in an operation indicating that the sig	ned two's-complement
	result would not fit in the	number of bits used for the operation (the AL	U width).
17	What is the difference l	petween LCALL and ACALL instructions	? BTL 1
,	The ACALL instruction	calls a subroutine located at the specifi	ied address. The PC is
	incremented twice to o	btain the address of the following instru	ction. The 16-bit PC is
	then stored on the stack	(low-order byte first) and the stack pointe	er is incremented twice.
	No flags are affected. T	he LCALL instruction calls a subroutine l	ocated at the specified

	address. This instruction first adds 3 to the PC to generate the address of the next
	instruction. This result is pushed onto the stack low-byte first and the stack pointer is
	incremented by 2. The high-order and low-order bytes of the PC are loaded from the
	second and third bytes of the instruction respectively. Program execution is transferred
	to the subroutine at this address. No flags are affected by this instruction.
18	What is the operation of the given 8051 microcontroller instruction XRL A? BTL 1
	The XRL instruction performs a logical exclusive OR operation between the specified
	operands. The result is stored in the destination operand.
19	Write a program to perform multiplication of 2 numbers using 8051? BTL 1
	MOV A, #data1
	MOV B, #data2
	MUL AB
	MOV DPTR, # 4500H
	MOVX @ DPTR, A
	INC DPTR
	MOV A,B
	MOVX @ DPTR, A
	STOP : SJMP STOP
20	Writeaprogram to perform 2's complement of a given number using 8051? BTL 1
	MOV DPTR, # 4500H
	MOVX A, @ DPTR
	CPL A
	ADD A,#01H
	INC DPTR
	STOP : SJMP STOP
21	Which port used as multifunction port? List the signals. (Apr/May 2017) BTL 1
	Fort 3 has multifunction port. Each pin of port 3 has 1/0 or as of one of the alternate
	function.
	Signals are:
	$P_{3.0} - RAD$
	$P_{3.1} - T_{AD}$
	$P_{3.4} = 10$
	13.5-11 Illustrate the CINE instruction (Apr/May 2017) PTL 1
22	CINE Compare and jump if not equal. This instruction
	compares the magnitudes of the source byte and the
	destination byte
22	If a 12 Mbz crystal is connected with 8051, how much is the time taken for the count in
-5	timer 0 to get incremented by one? BTL 1
	Baud rate = oscillator frequency/ $12 = (12 \times 106) / 12 = 1$
	X106Hz T = $1/f = 1/(1 \times 106) = 1 \mu$ sec.
24.	Which bits of the PSW are responsible for selection of the register banks? <u>APRIL/MAY</u> 2019 BTL 1
	(LSB) PSW.7 PSW.6 PSW.5 PSW.4 PSW.3 PSW.2 PSW.1 PSW.0 Direct Addressing DOH CY AC F0 R51 R50 OV - P
	Bit Address D7 D6 D5 D4 D3 D2 D1 D0
	Carry Flag Auxilary Carry Flag User Definable Flag User Definable Flag Overflow Flag O
•	Register Bank Select Bit 1 Register Bank Select Bit 0

25	For an 8051 system of 11.0592 Mhz find the time delay for the following subroutine: <u>APRIL/MAY 2019</u> BTL 1			
	MACHINE OVCLE			
	MACHINE CYCLE DFLAV MOV R3 # 250 1			
	$\frac{1}{1}$			
	NOP 1			
	NOP 1			
	NOP 1			
	DJNZ R3 ;HERE 2			
	RET 1			
	Part B/Unit IV			
1	Draw & explain the pin configuration of 8051 in detail(May 2014) BTL 5 (13M)			
	Ans: Refer: Mohamed Ali Mazidi, Janice Gillispie Mazidi, Rolin McKinlay, "The 8051			
	Microcontroller and Embedded Systems: Using Assembly and C", Second Edition, Pearson			
	Education, 2011. FG. NO: 75-79			
	in the			
	following figure			
	Vcc: This is a +5V supply voltage pin			
	Vec. This is a $\pm 5$ v supply voltage phi. Ves. This is a return pin for the supply			
	<b>RESET:</b> The reset input resets the 8051 only when it goes high for two or more machine cycles			
	For a proper initialization after reset, the clock must be running			
	<b>ALE/PROG</b> . The latch enable output pulse indicates that the valid address bits are available on			
	their respective pins. This ALE signal is valid only for external memory accesses. Normally, the			
	ALE pulses are emitted at a rate of one-sixth of the oscillator frequency. This pin acts as program			
	pulse input during on-chip EPROM programming. ALE may be used for external timing or			
	clocking purpose. One ALE pulse is skipped during each access to external data memory.			
	<b>EA/VPP:</b> External access enable pin if tied low indicates that the $8051$ can address external			
	program memory. In other words, the 8051 can execute a program in external memory, only if			
	EA is tied low. For execution of programs in internal memory, the EA must be tied high. This pin			
	also receives 21 volts for programming of the on-chip EPROM.			
	P1.1 P0.0 P1.2 P0.1			
	P1.3 [ P0.2			
	P1.5 [ P0.4			
	P1.6 [ P0.5 ] P0.6			
	P3.1 8051 ALE			
	P3.2   PSEN P3.3   P2.7			
	P3.4 [ ] P2.6 P3.5 [ ] P2.5			
	P3.6 P2.4			
	<b>P3.7</b> L <b>P2.3</b> <b>X1 D P2.2</b>			
	X2 P2.1 GND P2.0			
	(13M)			
2	Explain in detail the different addressing modes supported by			
-	8051.APRIL/MAY 2019. BTL 5 (13M)			
	Ans: Refer: Mohamed Ali Mazidi, Janice Gillispie Mazidi, Rolin McKinlav, "The 8051			
	Microcontroller and Embedded Systems: Using Assembly and C". Second Edition Pearson			
	Education, 2011. <b>PG.NO:90-96</b>			
	8051 supports six addressing modes as listed below.			





	NAME	FUNCTION	INTERNAL RAM ADDRESS (HEX)	
	А	Accumulator	OEO	
	В	Arithmetic	0F0	
	DPH	Addressing external memory	83	
	DPL	Addressing external memory	82	_
	IE	Interrupt enable control	0A8	_
	IP	Interrupt priority	0B8	-
	PO	Input/output port latch	80	-
	Pl	Input/output port latch	90	-
	P2	Input/output port latch	A0	-
	P3	Input/output port latch	0B0	-
	PCON	Power control	87	-
	PSW	Program status word	0D0	
	SCON	Serial port control	98	
	SBUF	Steal port data buller	99	-
	SP TMOD	Timer / counter mode control	80	
	TCON	Timer / counter mode control	00	
	TLO	Timer / counter control	88	
	THO	Timer 0 low byte	oA 9C	
	TI 1	Timer 0 low byte	8C 0D	
	TH1	Timer 1 high byte	8D	
	1111	Timer Tingir öyte	00	]
		Special Function Regis	ters	(13M)
0	Describe	BTL 5 (13M) efer:Mohamed Ali Maz atroller and Embedded h, 2011.PG.NO:367-374 PROGRAM/DATA N (FLASH) 0x1007F 0x10000 0xFFFF 0xFE00 0xFDFF FLASH (In-System Programmable in Byte Sectors) 0x0000	in detail about       zidi, Janice Gill       Systems: Using       IEMORY       512       interface an LO	Line 6031 register bank and stack. AI KIL/M Lispie Mazidi, Rolin McKinlay, "The 8051 Assembly and C", Second Edition, Pearson DATA MEMORY (RAM) INTERNAL DATA ADDRESS SPACE DXFF Upper 128 RAM Special Function Register's (Indirect Addressing Only) DX7F (Direct and Indirect Addressing) DX30 DX7F (Direct and Indirect Addressing) DX30 DX7F (Direct and Indirect Addressing) DX30 DX7F (Direct and Indirect Addressing) DX30 DX30 DX30 DX30 Bit Addressable Cono General Purpose Registers (I3M)
	prog MOV A, ACALL ( MOV A, ACALL ( MOV A, ACALL ( MOV A, ACALL ( MOV A, ACALL (	ramming. <u>APRIL/MA</u> #38H // Use 2 lines and 5 CMND #0FH // LCD ON, cursor CMND #01H //Clear screen CMND #06H //Increment cursor CMND #82H //Cursor line one , j CMND	<b><u>Y2019</u> BTL 5</b> (1 5x7 matrix ON, cursor blink position 2	l <b>3M</b> )

ACALL CMND
MOV A,#49D
ACALL DISP
MOV A,#54D
ACALL DISP
MOV A.#88D
ACALL DISP
MOV A.#50D
ACALL DISP
MOV A.#32D
ACALL DISP
MOV A #76D
ACALL DISP
MOV A #67D
ACALL DISP
MOV A #68D
ACALL DISF
MOV A #0C111 //Lymp to second line position 1
ACALL CMND
ACALL CMIND
MOV A, #07D
ACALL DISP MOV A #72D
MOV A, #75D
ACALL DISP MOV A #92D
ACALL DISP MOV A #67D
ACALL DISP MOV A #95D
MOV A #72D
ACALL DISD
$MOV \wedge \# 24D$
MOV A #92D
$MOV \wedge \# 24D$
MOV A #70D
ACALL DISD
MOV A #68D
MOV A #65D
HERE: SJMP HERE
CMND: MOV DI A
CIVIND: WOV P1,A CLD D2 5

	SETB P3.3
	CLR P3.3
	ACALLDELY
	RET
	KL1
	DISP:MOV PI,A
	SETB P3.5
	CLR P3.4
	SETB P3.3
	CLR P3.3
	ACALL DELY
	RET
	DEL V. CLD D2 2
	DELT. CER F3.5 CLD D2.5
	CLK P3.5
	SETB P3.4
	MOV P1,#0FFh
	SETB P3.3
	MOV A,P1
	JB ACC.7, DELY
	CLR P3.3
	CLR P3 A
	DET
	KE I
	END (13M)
10	Briefly explain about the interfacing of 8051 with external data ROM.
	<u>APRIL/MAY2019</u> BTL 5 (13M)
	When $EA = 0$ , the EA pin is strapped to GND, and all program fetches are directed to external
	memory regardless of whether or not the 8751 has some on-chip ROM for program code. This
	external ROM can be as high as 64K bytes with address space of $0000 - \text{FFFH}$ . In this case an
	8751 (89C51) is the same as the $8031$ system
	With the 8751 (89C5 1) system where $EA = V$ the microcontroller fatches the program code
	with the 6751 (69C5.1) system where $EA = V_{cc}$ , the interocontroller fetches the program code of addresses 0000. OFFELL from on this <b>DOM</b> since it has 4K bytes of an this program <b>DOM</b>
	of addresses 0000 – OFFFH from on-cmp ROM since it has 4K bytes of on-cmp program ROM
	and any fetches from addresses $1000H - FFFFH$ are direct ed to external ROM.
	With the 8752 (89C52) system where $EA = V_{cc}$ , the microcontroller fetches the program code
	of addresses 0000 – 1FFFH from on-chip ROM since it has 8K bytes of on-chip program ROM
	and any fetches from addresses 2000H – FFFFH are direct ed to external ROM.
	8031/51 8051
	$EA = GND$ $EA = V_{CC}$
	0000 0n-chip
	OFFF 4K
	(13M)
1	Discuss the number of pin sets aside for addresses in each of the following memory
	chips(1) 16 K * 4 DRAM and (2)16K * 4 SRAM . <u>APRIL/MAY2019</u> BTL 5 (15M)



JC ?C0005	
LCALL delay	
SETB RELAY	
3 Write an ALP for Multibyte addition BTL 2 (15M)	

Programming 8051 Timers - Serial Port Programming - Interrupts Programming - LC.         Keyboard Interfacing - ADC, DAC & Sensor Interfacing - External Memory Interface- Step         Motor and Waveform generation - Comparison of Microprocessor, Microcontroller, PIC         ARM processors         PART A         Q.       Questions & Answers         1       What is the relation between RPM and steps per second in stepper motor interfacing? BTL 1         Steps per second = (mm x steps per revolution)/60	UNIT V INTERFACING MICROCONTROLLER				
Motor and Waveform generation - Comparison of Microprocessor, Microcontroller, PIC         ARM processors         PART A         Q.         No.         Questions & Answers         1         What is the relation between RPM and steps per second in stepper motor interfacing? BTL 1         Steps per second = (mm x steps per revolution)/60	Programming 8051 Timers - Serial Port Programming - Interrupts Programming – LCD & Keyboard Interfacing - ADC, DAC & Sensor Interfacing - External Memory Interface- Stepper				
ARM processors         PART A         Q.       Questions & Answers         No.       Questions & PART A         1       What is the relation between RPM and steps per second in stepper motor interfacing? BTL 1         Steps per second = (mm x steps per revolution)/60	and				
PART A         Q.       Questions & Answers         1       What is the relation between RPM and steps per second in stepper motor interfacing? BTL 1         Steps per second = (mm × steps per revolution)/60					
Q. No.       Questions & Answers         1       What is the relation between RPM and steps per second in stepper motor interfacing? BTL 1         Steps per second = (mm x steps per revolution)/60					
1 What is the relation between RPM and steps per second in stepper motor interfacing? BTL 1 Steps per second – (rpm x steps per revolution)/60					
interfacing? BTL 1 Stops per second – (mm x stops per revolution)/60					
Stops por second- (mm x stops por revolution)/60					
Steps per second = (1pm × steps per revolution)/00					
2 Write short notes on interrupts in 8051? BTL 1					
Interrupts may be generated by internal chip operations or provided by exten	nal				
interrupts sources. Five interrupts are provided in 8051. Three of these interrupts	are				
generated automatically by internal operations: Timer flag 0, Timer flag 1, and	the				
serial port interrupts (RI or TI). Two interrupts are triggered by external sign	als				
provided by the circuitry that is connected to the pins INTO and INT1 (port pins F	3.2				
and P3.3).					
2 What is the nurness of Interrupt priority (IP) Control register in 80512 BTL 1					
Begister IP bits determine if any interrupt is to have a high or low priority. Bits set t	0.1				
give the accompanying interrupt a high priority: a 0 assigns a low priority. If two	01				
intermunts with the same priority easurest the same time, then they have the following	λα				
ronking.	ıg				
$1 \text{ IEO} \circ \text{TEO} \circ \text{IEI} + \text{TEI} = \text{Serial} = \text{DL} \circ \text{TL}$					
1.1EO, 2.1FO, 3.1EI, 4.1F1, 5.5erial = KI OF 11.					

4 What is the purpose of counters in 8051 micro controller? BTL 1
The counters have been included on the chip to relieve the processor of timing and
control chores. When the program wishes to count a certain number of internal pulses
or external events, a number is placed in one of the counters. The number represents
the following: (Maximum count)-(Desired count) + 1. The counter increments from
the initial number to the maximum and then rolls over to zero on the final pulse.
5 What is the basic difference between a timer and a counter? (May 2015) BTL 1
The only difference between a timer and a counter is the source of clock pulses to the
counters. When used as a timer, the clock pulses are sourced from the oscillator
through the divide-by-12d circuit. When used as a counter, pin To (P3.4) supplies
pulses to counter 0, and pin T1(P3.5) to counter 1.
6 Explain the operating mode 0 of 8051 serial port? BTL 2
• Mode 0 of 8051 serial port is shift register mode.
• Serial data enters and exits through RXD pin.
• Pin TXD is connected to the internal shift frequency pulse source.
• 8-bits are transmitted and received.
The baud rate is fixed at 1/12 of the crystal frequency.
7 Define watch dog timer. BTL 1
• Watch dog timer is a dedicated timer to take care of system malfunction. It can
be used to reset the controller during software malfunction, which is referred to
as "Hanging". A watchdog timer contains a timer that expires after a certain
interval unless it is restarted.
It resets the microcontroller and starts the software over from the beginning if the
software does not restart it periodically.
8 What is the function of the TMOD register? BTL 1
TMOD (Timer mode) register is used to set the various timer operation modes. TMOD
is dedicated solely to the two timers (To & T1) and can be considered to be two
duplicate 4-bit registers, each of which controls the action of the timers.
9 What is the difference between watch dog timer and ordinary timer? (Nov 2013) BTL
1
The watch dog timer is provided for the system to check itself and reset if it is not
functioning properly. It is a16 bit-counter which is incremented every state time.
10 List out the advantages of LCD over LED. BTL 1
Declining prices of LED,
<ul> <li>Ability to display numbers, characters and graphics</li> </ul>
<ul> <li>Incorporating a refreshing controller.</li> </ul>
Ease of programming for characters and graphics.
11 What is the significance of BUSY flag in LCD interfacing? BTL 1
When D7 pin=1 and RS pin=0 the BUSY flag is set which means that LCD is busy
taking care of internal operations and will not accept any new information. Therefore
we have to check BUSY flag before writing data to LCD.
12 How a pressed key is detected in keyboard interfacing? BTL 1
The keyboards are organized in a matrix of rows and columns. The microcontroller grounds
all rows by providing zero to the output latch then reads the columns.
13 What is the significance of WR and INTR nin in ADC chin? RTL 1

	conversion signal is given. INTR is an active low output pin. It is normally high when the A to D conversion is finished. It goes low to signal EOC.								
14	Write an ALP to generate a saw tooth waveform. BTL 1 MOV A.#00H MOV P1,A BACK: INC A SIMP BACK								
15	What is the significance of PSEN in memory interfacing? BTL 1 PSEN (Program Store Enable) is an output signal for the 8051 microcontroller, which is connected to the OE pin of external ROM containing the program code. This is used when external ROM has to be accessed.								
16	What is SBUF st and is us read onl	<b>SBUF</b> ands fo sed to h y and h	<b>PBTL 1</b> or SERIAL 1 hold the dat holds the re	BUFFER. SI a to be tran ceived data	BUF is pl smitted from ext	nysi out ærn	ically two reg of the 8051 v al sources via	isters. One is ria TXD. The a RXD.	s write only other one is
17	What an Mode o, commu	<b>e the s</b> Mode nicatior	e <b>rial comm</b> 1, Mode 2, 1 modes ava	<b>unication n</b> Mode 3 is th ailable in 80	<b>10des av</b> 1e serial 151.	aila	able in 8051?	BTL 1	
18	What are the contents of SCON register? (May 2015) BTL 1SM0 - Serial port mode bit 0, SM1 - Serial port mode bit 1, SM2 - Serial port mode 2bit multiprocessor communication enable bit; REN - Reception Enable bit.TB8 - Transmitter bit 8. RB8 - Receiver bit 8 or the 9thbit received in modes 2 and 3, TI - Transmit Interruptflag & RI - Receive Interrupt flag								
	7	6	5	4	3	2	2	1	0
	SMo	SM1	SM2	REN	TB8	F	R	TI	RI
	What ar	e the v	arious bau	d rates poss	ible in 8	051	and how are	e they set? B	TL 1
19	19Baud rateTH1 (Dec)TH1 (Hex)		H1 (Hex)						
	9600		-3			FD	<u>)</u>		
	4800		-6			FA	A		
	2400		-12			Г4 Бо	<u>}</u>		
20	What are the various types of sensors that can be interfaced with 8051? (Apr/ May 2017) BTL 1				Apr/ May				
	Proximi	ty Sens	ors, 6. Pres	sure Sensor	, 7. Leve	l Se	ensors, 8. Sm	oke and Gas	Sensors.
21	Define <b>B</b>	Baud ra	te of 8051.	(Apr/May 2	2016) BT	Ľ 1	1		
	In serial	comm	unication t	he data is ra	te know	n as	s the baud rat	te, which sin	nply means
	the num	ber of boud n	bits transm	itted per sec	cond. In	the	e serial port m	odes that a	llow
	What ar	vauu r	nnlications	of stenner	motor?	RTT	1. 111e 8051 S I. 1	eriai port is	iun aupiex.
22	Industri	al Macl	nines – Ster	oper motors	are used	l in	automotive a	gauges and n	nachine
	tooling a	automa	ted produc	tion equipm	ients. Se	curi	ity – new sur	veillance pro	oducts for
	the secu	rity ind	lustry. Med	ical – Stepp	er moto	rs a	re used insid	e medical sc	anners,
	sampler	s, and a	also found i	nside digita	l dental	pho	otography, flu	id pumps, r	espirators
	and bloc	od anal	ysis machir	nery. Consur	ner Elec	tror	nics Stepper n	notors in car	meras for
	digital c	amera t	tocus and z	ooming					

\_

23	Compare polling and interrupt. (Apr/May 2016) BTL 1
	Interrupt is a signal to the microprocessor from a device that requires attention. The
	microprocessor will respond by setting aside execution of its current task and deal
	with the interrupting device. When the interrupting device has been dealt with, the
	microprocessor continues with its original task as if it had never been interrupted.
	In Polling the processor continuously polls or tests every device in turn as to whether
	it requires attention (e.g. has data to be transferred). The polling is carried out by a
	polling program that shares processing time with the currently running task.
24	What is the significance of TCON register? BTL 1
	The Timer Control SFR is to configure, modify the way in which the 8051's two timers
	operate. This SFR controls whether each of the two timers is running or stopped and
	contains a flag to indicate that each timer has overflowed. Some non-timer related bits
	are located in the TCON SFR. These bits are used to configure the way in which the
	external interrupts are activated.
25	List the 8051 interrupts with its priority (Apr/May 2017) BTL 1
	Types of Interrupts in 8051 Microcontroller
	The 8051 microcontroller can recognize five different events that cause the main
	program to interrupt from the normal execution. These five sources of interrupts in
	8051are:
	1. Timer 0 overflow interrupt- TFO
	2. Timer 1 overflow interrupt-TF1
	3. External hardware interrupt-INTO
	4. External hardware interrupt- INT1
	Serial communication interrupt- RI/TI
26	what are the different modes in which timer 2 can operate? BIL <u>IAPRIL/MAY 2019.</u>
32	When is an external memory access generated in 8051? <u>APRIL/MAY 2019.</u> BTL 1
	EA/VPP: External access enable pin, if fied low, indicates that the 8051 can address external
	EA is tied low. For execution of programs in internal memory, the EA must be tied high. This
	pin also receives 21 volts for programming of the on-chin EPROM
	più diso receives 21 volts foi programming of the on emp Er Kolvi.
	PART-B/Unit V
	Draw the block diagram of Intel 8051 timer/counter and explain its different
	modes of operations. (May 2015) (13M) BTL 5
	Ans: Refer: Mohamed Ali Mazidi, Janice Gillispie Mazidi, Rolin McKinlay, "The 8051
	Microcontroller and Embedded Systems: Using Assembly and C", Second Edition,
	Pearson Education, 2011.PG.NO:202-221

# Timer Modes of Operation

The timers may operate in any one of four modes that are determined by the mode bits, M1 and M0, in the TMOD register. Figure 2.12 shows the four timer modes.

### Timer Mode 0

Setting timer X mode bits to 00b in the TMOD register results in using the THX register as an 8-bit counter and TLX as a 5-bit counter; the pulse input is divided by 32d in TL so that TH counts the original oscillator frequency reduced by a total 384d. As an example, the 6 megahertz oscillator frequency would result in a final frequency to TH of 15625 hertz. The timer flag is set whenever THX goes from FFh to 00h, or in .0164 seconds for a 6 megahertz crystal if THX starts at 00h.

### **Timer Mode 1**

Mode 1 is similar to mode 0 except TLX is configured as a full 8-bit counter when the mode bits are set to 01b in TMOD. The timer flag would be set in .1311 seconds using a 6 megahertz crystal.



**Ans: Refer:**Mohamed Ali Mazidi, Janice Gillispie Mazidi, Rolin McKinlay, "The 8051 Microcontroller and Embedded Systems: Using Assembly and C", Second Edition, Pearson Education, 2011.**PG.NO:344-348** 

Digital-to-Analog (DAC) converter: The DAC is a device widely used to convert digital pulses to analog signals. In this section we will discuss the basics of interfacing a DAC to 8051. The two method of creating a DAC is binary weighted and R/2R ladder. The Binary Weighted DAC, which contains one resistor or current source for each bit of the DAC connected to a summing point. These precise voltages or currents sum to the correct output value. This is one of the fastest conversion methods but suffers from poor accuracy because of the high precision required for each individual voltage or current. Such high-precision resistors and current sources are expensive, so this type of converter is usually limited to 8bit resolution or less. The R-2R ladder DAC, which is a binary weighted DAC that uses a repeating cascaded structure of resistor values R and 2R. This improves the precision due to the relative ease of producing equal valued matched resistors (or current sources). However, wide converters perform slowly due to increasingly large RC-constants for each added R-2R link. The first criterion for judging a DAC is its resolution, which is a function of the number of binary inputs. The common ones are 8, 10, and 12 bits. The number of data bit inputs decides the resolution of the DAC since the number of analog output levels is equal to 2n, where n is the number of data bit inputs.

### **DAC0808:**

The digital inputs are converter to current I<sub>out</sub>, and by connecting a resistor to the I<sub>out</sub> pin, we can convert the result to voltage. The total current I<sub>out</sub> is a function of the binary numbers at the D0-D7 inputs of the DAC0808 and the reference current I<sub>ref</sub>, and is as follows:



	Pin Symbol	I/O	Description				
	$\frac{1}{2}$ $\frac{v_{ss}}{v_{ss}}$		Ground				
	$\frac{2}{2}$ V <sub>CC</sub>		+5V power supply				
	3 V <sub>EE</sub>		Power supply				
	A RS	I	RS=0 to select				
	4 R5	•	command register.				
			RS=1 to select				
	ñ		data register				
	5 R/W	I	R/W=0 for write,				
	6 E	1/0	R/W=1 for read				
	7 DB0	1/0	The 8-bit data bus				
	8 DB1	I/O	The 8-bit data bus				
	9 DB2	I/O	The 8-bit data bus				
	10 DB3	I/O	The 8-bit data bus				
	11 DB4	1/0	The 8-bit data bus				
	$\frac{12}{13}$ DB5	1/0	The 8-bit data bus				
	14 DB7	I/O	The 8-bit data bus	(13M)			
_	E 1 4h	1:66.					
./	Explain the	anne	rent modes of oper	ation of serial port in 8051, indicating various			
	registers ass	ociat	ed with it. (16) (Ap	r/May 2016) (13M) BTL 5			
	Ans: Refer:	Moha	med Ali Mazidi, Jar	ice Gillispie Mazidi, Rolin McKinlay, "The 8051			
	Microcontrol	ler an	d Embedded Systems	: Using Assembly and C", Second Edition, Pearson			
	Education, 20	)11. <b>P</b> (	G.NO:244-231				
	Serial Port						
	• The serial b	uffer	consists of two separa	ate registers:			
	1 Transmit b	uffer	e oniono de en o sepun				
	2 Receive bu	ffor					
	2. Receive bu		a CED shuf asta this	late in the second extent huffer and starts the			
	• writing data to the SFK sour sets this data in the serial output buffer and starts the transmission						
	transmission.						
	Reading from the sour register reads data from the serial receive buffer.						
	• The serial port can simultaneously transmit and receive data.						
	• It can also buffer one byte at receive, which prevents the receive data from being lost						
	• The serial port can operate in one of four modes.						
	a) Mode 0						
	• In this mode	e. the	xd0i pin receives ser	ial data and the rxd0o pin transmits serial data. The			
	txd0 pin outp	uts the	e shift clock	I			
	• Eight bits at	e tran	smitted with LSB fir	st			
	• The baud ra	te is f	ived at $1/12$ of the cry	ustal (clk input) frequency			
	h) Mode 1	w 15 1.	1/12  of the Cl	sur (en input) nequency.			
	. In this mode	that	wd0: nin raaaiwaa aar	ial data and the tyd0 nin transmits serial data			
	• III ulis mode	$\frac{1}{2}$ , the f					
	• No external	shift	clock is used, and the	following 10 bits are transmitted:			
	1. One Start E	Bit (alv	ways 0)				
	2. Eight Data	Bits (	LSB first)				
	3. One Stop B	Sit (alv	vays 1)				
	4. On receive,	,					
	c) Mode 2						
	• The baud ra	te is f	ixed at 1/32 or 1/64 o	f the oscillator (clk input) frequency, and the			
	following 11	bits					
	are transmitte	d or r	eceived:				
	1 One Start F	Sit (1)					
	2 Fight Date	Rite (	[SR first)				
	2 Ono Droom	) נוות mmo <sup>1</sup>	LoD mot				
	5. One Progra	inmat	ne minuî Bît				
	4. Une Stop B	51t (1)	1 1. · · ·				
	• The ninth bi	t can	be used to control the	parity of the serial interface.			

	d) Mode 3 The only difference between Mode 2 and Mode 3 is that the baud rate is variable in Mode 3. (13M)
8	How do you interface 8051 microcontroller with keyboard? Explain in detail. (13M) BTL 6
	Ans: Refer:Mohamed Ali Mazidi, Janice Gillispie Mazidi,Rolin McKinlay, "The 8051 Microcontroller and Embedded Systems: Using Assembly and C", Second Edition, Pearson Education, 2011.PG.NO:311-314
	Keyboards are organized in a matrix of rows and columns. The CPU accesses both rows and columns through ports. Therefore, with two 8-bit ports, an 8 x 8 matrix of keys can be connected to a microprocessor. When a key is pressed, a row and a column make a contact. Otherwise, there is no connection between rows and columns. A 4x4 matrix connected to two ports. The rows are connected to an output port and the columns are connected to an input port.
	Vec $3 \neq 2 \neq 1 \neq 0 \neq 1$ $3 \neq 2 \neq 1 \neq 0 \neq 1$ $3 \neq 2 \neq 1 \neq 0 \neq 1$ $3 \neq 2 \neq 1 \neq 0 \neq 1$ $3 \neq 2 \neq 1 \neq 0 \neq 1$ $3 \neq 2 \neq 1 \neq 0 \neq 1$ $1 \neq 1 \neq 1$ $1 \neq $
	(13M)
	PART C
1	Write an ALP to generate a triangular waveform and sine waveform Ans: Refer:Mohamed Ali Mazidi, Janice Gillispie Mazidi, Rolin McKinlay, "The 8051 Microcontroller and Embedded Systems: Using Assembly and C", Second Edition, Pearson Education, 2011.PG.NO:331,344-346 MOV A, #00H INCR: MOV P1, A INC A CJNE A, #255, INCR DECR: MOV P1, A DEC A CJNE A, #00, DECR SJMP INCR END
	ORG 0000H AGAIN: MOV DPTR, #SINETABLE MOV R3, #COUNT UP: CLR A MOVC A, @A+DPTR MOV P1, A
	INC DPTR DJNZ R3, UP SJMP AGAIN ORG 0300H SINFTABLE DB 128, 192, 238, 255, 238, 192, 128, 64, 17, 0, 17, 64, 128
	END
2	Explain in detail the procedure to interface stepper motor with 8051. (May 2015)



auto-reload mode.
• If timer-1 is not run in mode-2, then the baud rate is,
$f_{baud} = \frac{2^{SMOD}}{32} \times \frac{fosc}{12 \times [256-(TH1)]}$