

**OBJECTIVES:**

- Study the fundamentals of CMOS circuits and its characteristics
- Learn the design and realization of combinational & sequential digital circuits.
- Architectural choices and performance tradeoffs involved in designing and realizing the circuits in CMOS technology are discussed
- Learn the different FPGA architectures and testability of VLSI circuits.

**UNIT I INTRODUCTION TO MOS TRANSISTOR**

9

MOS Transistor, CMOS logic, Inverter, Pass Transistor, Transmission gate, Layout Design Rules, Gate Layouts, Stick Diagrams, Long-Channel I-V Characteristics, C-V Characteristics, Non ideal I-V Effects, DC Transfer characteristics, RC Delay Model, Elmore Delay, Linear Delay Model, Logical effort, Parasitic Delay, Delay in Logic Gate, Scaling

**UNIT II COMBINATIONAL MOS LOGIC CIRCUITS**

9

Circuit Families: Static CMOS, Ratioed Circuits, Cascode Voltage Switch Logic, Dynamic Circuits, Pass Transistor Logic, Transmission Gates, Domino, Dual Rail Domino, CPL, DCVSPG, DPL, Circuit Pitfalls. Power: Dynamic Power, Static Power, Low Power Architecture.

**UNIT III SEQUENTIAL CIRCUIT DESIGN**

9

Static latches and Registers, Dynamic latches and Registers, Pulse Registers, Sense Amplifier Based Register, Pipelining, Schmitt Trigger, Monostable Sequential Circuits, Astable Sequential Circuits. Timing Issues : Timing Classification Of Digital System, Synchronous Design.

**UNIT IV DESIGN OF ARITHMETIC BUILDING BLOCKS AND SUBSYSTEM**

9

Arithmetic Building Blocks: Data Paths, Adders, Multipliers, Shifters, ALUs, power and speed tradeoffs, Case Study: Design as a tradeoff. Designing Memory and Array structures: Memory Architectures and Building Blocks, Memory Core, Memory Peripheral Circuitry.

**UNIT V IMPLEMENTATION STRATEGIES AND TESTING**

9

FPGA Building Block Architectures, FPGA Interconnect Routing Procedures. Design for Testability: Ad Hoc Testing, Scan Design, BIST, IDDQ Testing, Design for Manufacturability, Boundary Scan.

**OUTCOMES:**

- Realize the concepts of digital building blocks using MOS transistor.
- Design combinational MOS circuits and power strategies.
- Design and construct Sequential Circuits and Timing systems.
- Design arithmetic building blocks and memory subsystems.
- Apply and implement FPGA design flow and testing.

**TEXT BOOKS:**

1. Neil H.E. Weste, David Money Harris —CMOS VLSI Design: A Circuits and Systems Perspective, 4th Edition, Pearson , 2017 (UNIT I,II,V)
2. Jan M. Rabaey ,Anantha Chandrakasan, Borivoje. Nikolic, Digital Integrated Circuits:A Design perspective, Second Edition , Pearson , 2016.(UNIT III,IV)

**REFERENCES:**

1. M.J. Smith, —Application Specific Integrated Circuits, Addison Wesley, 1997
2. Sung-Mo kang, Yusuf leblebici, Chulwoo Kim —CMOS Digital Integrated Circuits:Analysis & Design,4th edition McGraw Hill Education,2013
3. Wayne Wolf, —Modern VLSI Design: System On Chip, Pearson Education, 2007  
R.Jacob Baker, Harry W.LI., David E.Boyee, —CMOS Circuit Design, Layout and Simulation, Prentice Hall of India 2005.

<b>UNIT I – MOS TRANSISTOR PRINCIPLE</b>									
MOS Transistor, CMOS logic, Inverter, Pass Transistor, Transmission gate, Layout Design Rules, Gate Layouts, Stick Diagrams, Long-Channel I-V Characteristics, C-V Characteristics, Non ideal I-V Effects, DC Transfer characteristics, RC Delay Model, Elmore Delay, Linear Delay Model, Logical effort, Parasitic Delay, Delay in Logic Gate, Scaling.									
<b>PART * A</b>									
Q.No.	Questions								
1.	<p><b>What are the advantages CMOS technology? (April/May2019) BTL2</b></p> <ul style="list-style-type: none"> <li>• Low power consumption</li> <li>• High performance</li> <li>• Scalable threshold voltage</li> <li>• High noise margin</li> <li>• Low output drive current</li> </ul>								
2.	<p><b>Distinguish between nMOS and pMOS devices. (April/May2019) BTL2</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%; text-align: center;">nMOS</th> <th style="width: 50%; text-align: center;">pMOS</th> </tr> </thead> <tbody> <tr> <td>In nMOS, electrons are the majority carriers. When positive voltage is applied on gate, no. of electrons will increase. So conductivity of channel is increased</td> <td>In pMOS, majority carriers are holes.</td> </tr> <tr> <td>Switching speed is high, since the mobility of electron is high.</td> <td>Switching speed is low, since the mobility of hole is low.</td> </tr> <tr> <td>nMOS conducts at logic 1.</td> <td>pMOS conducts at logic 0.</td> </tr> </tbody> </table>	nMOS	pMOS	In nMOS, electrons are the majority carriers. When positive voltage is applied on gate, no. of electrons will increase. So conductivity of channel is increased	In pMOS, majority carriers are holes.	Switching speed is high, since the mobility of electron is high.	Switching speed is low, since the mobility of hole is low.	nMOS conducts at logic 1.	pMOS conducts at logic 0.
nMOS	pMOS								
In nMOS, electrons are the majority carriers. When positive voltage is applied on gate, no. of electrons will increase. So conductivity of channel is increased	In pMOS, majority carriers are holes.								
Switching speed is high, since the mobility of electron is high.	Switching speed is low, since the mobility of hole is low.								
nMOS conducts at logic 1.	pMOS conducts at logic 0.								
3.	<p><b>What is meant by body effect? (November/December 2019) BTL1</b>  <math>V_t</math> is not constant with respect to voltage difference between substrate and source of transistor. This is known as body effect. It is otherwise known as substrate-bias effect.</p>								
4.	<p><b>What is velocity saturation? (November/December 2019) BTL1</b>                      The saturation current increases less than quadratically with increasing <math>V_{gs}</math>. This is caused by two effects velocity saturation and mobility degradation. At high electric fields strengths <math>V_{ds}/L</math> carrier velocity ceases to increase linearly with field strength. This is called velocity saturation and results in lower <math>I_{ds}</math>, than expected at high <math>V_{ds}</math>.</p>								
5.	<p><b>Define inversion layer. (November/December 2018) BTL1</b>                      When a higher positive potential greater than critical threshold is applied, it attracts more positive charge to the gate. These holes are repelled further and a small number of free electrons in the body are attracted to the region beneath the gate. This conductive layer of electrons in the p-type body is called inversion layer.</p>								
6.	<p><b>Define Noise Margin. (November/December 2018) BTL1</b>                      Noise margin represents the amount of noise voltage on the input of a gate so that the output</p>								

	<p>will not be corrupted. It is closely relating to the dc characteristics and it is also known as noise immunity.</p> <p>There are two parameters</p> <ul style="list-style-type: none"> <li>▪ Low noise margin-<math>NM_L</math></li> <li>▪ High noise margin-<math>NM_H</math></li> </ul>
7.	<p><b>Give the expression for rise time and fall time in CMOS inverter circuit. (April/May2019) BTL2</b></p> <p><b>Rise time:</b> The time needed for <math>v_{out}</math> to rise from <math>0.1 v_{dd}</math> to <math>0.9 v_{dd}</math> is called rise time. <math>t_r = \ln(9) \tau_p</math> <math>t_r = 2.2 \tau_p</math></p> <p><b>Fall time:</b> The time needed for <math>v_{out}</math> to fall from <math>0.9 v_{dd}</math> to <math>0.1 v_{dd}</math> is called fall time. <math>t_f = \ln(9) \tau_n</math> <math>t_f = 2.2 \tau_n</math></p>
8.	<p><b>What are the steps involved in manufacturing of IC? (April/May2019) BTL2</b></p> <p>The steps are</p> <ul style="list-style-type: none"> <li>▪ Wafer preparation</li> <li>▪ Epitaxial growth</li> <li>▪ Oxidation</li> <li>▪ Photo lithography</li> <li>▪ Diffusion and Ion implantation</li> <li>▪ Isolation</li> <li>▪ Metallization</li> </ul>
9.	<p><b>What is photo lithography? BTL1</b></p> <p>The patterning is achieved by a process called photolithography. In areas where the mask is absent, the implantation can occur, or dielectric or metal could be etched away.</p>
10.	<p><b>What is CMOS technology? BTL1</b></p> <p>Complementary Metal Oxide Semiconductor (CMOS) in which both n-channel MOS and p-channel MOS are fabricated in the same IC.</p>
11.	<p><b>What are the advantages of CMOS over NMOS technology? BTL2</b></p> <ul style="list-style-type: none"> <li>• In CMOS technology the aluminum gates of the transistors are replaced by poly silicon gate.</li> <li>• The main advantage of CMOS over NMOS is low power consumption.</li> <li>• In CMOS technology the device sizes can be easily scalable than NMOS.</li> </ul>
12.	<p><b>What are the advantages of CMOS technology? BTL2</b></p> <ul style="list-style-type: none"> <li>• Low power consumption</li> <li>• High performance</li> <li>• Scalable threshold voltage</li> <li>• High noise margin</li> <li>• Low output drive current</li> </ul>
13.	<p><b>What are the disadvantages of CMOS technology? BTL2</b></p> <ul style="list-style-type: none"> <li>• Low resistance to process deviations and temperature changes</li> <li>• Low switching speed at large values of capacitive loads</li> </ul>
14.	<p><b>What is latch-up condition in CMOS circuits? BTL4</b></p> <p>Latch-up is a condition which creates a short circuit from positive supply voltage to ground. Latch-up is a condition occurs when:</p>

	<ul style="list-style-type: none"> <li>The parasitic components give rise to the establishment of low resistance conducting path between VDD and GND</li> <li>The product of the gains of the two transistors (n and p) in the feedback loop, <math>b_1 \times b_2</math> is greater than one.</li> </ul>
15.	<p><b>How to prevent latch up? (May/June 2016) BTL4</b></p> <p>Reduce the gain product <math>b_1 \times b_2</math></p> <p>Reduce the well and substrate resistances</p>
16.	<p><b>What are the system approaches to prevent latch-up? BTL2</b></p> <p>By using proper grounding technique</p> <p>By using decoupling capacitors at the supply pins of the IC</p> <p>By placing a reversed-biased diode between each supply rail and the I/O pins</p> <p>By placing series resistance to limit the fault current to a safe value</p> <p>Carefully protect electrostatic protection devices associated with I/O pads with guard rings</p>
17.	<p><b>What is design rule? BTL1</b></p> <p>Design rules are the communication link between the designer specifying requirements and the fabricator who materializes them. The design rule conform to a set of geometric constraints or rules specify the minimum allowable line widths for physical objects on-chip such as metal and poly silicon interconnects or diffusion area, minimum feature dimensions and minimum allowable separations between two layers.</p>
18.	<p><b>What is stick diagram? (Nov/Dec 2014) BTL1</b></p> <p>Stick diagram are the key element of designing a circuit used to convey layer information through the use of a color code.</p>
19.	<p><b>What is micron design rule? BTL1</b></p> <p>Micron rules specify the layout constraints such as minimum feature sizes and minimum allowable feature separations are stated in terms of absolute dimensions in micrometers.</p>
20.	<p><b>What is lambda design rule? (April/May 2015) BTL1</b></p> <p>Lambda rules specify the layout constraints such as minimum feature sizes and minimum allowable feature separations are stated in terms of a single parameter <math>\lambda</math> and thus linear, proportional scaling of all geometrical constraints.</p>
21.	<p><b>What is DRC? BTL1</b></p> <p>Design rule check program looks for design rule violations in the layout. It checks for minimum spacing and minimum size and ensures that combinations of layers form legal components.</p>
22.	<p><b>What is LVS? BTL1</b></p> <p>The process of comparing two networks is called Layout Versus Schematic or netlist comparison or network isomorphism. This is used to prove that a layout is equivalent to a network extracted from schematic or HDL structural netlist.</p>
23.	<p><b>Mention MOS transistor characteristics. BTL4</b></p> <p>Metal Oxide Semiconductor is a three terminal device having source, drain and gate. The resistance path between the drain and source is controlled by applying a voltage to the gate. The normal conduction characteristics of an MOS transistor can be categorized as Cut off region, Non-saturated region and saturated region.</p>
24.	<p><b>What is threshold voltage? BTL1</b></p> <p>It is defined as the minimum voltage at which the device starts conduction (ie.,) turns on.</p>
25.	<p><b>What are the different operating modes of MOS transistor? BTL2</b></p> <ul style="list-style-type: none"> <li>Accumulation mode</li> </ul>


	<ul style="list-style-type: none"> <li>• Depletion mode</li> <li>• Inversion mode</li> </ul>
26.	<p><b>What is accumulation mode? BTL2</b></p> <p>When the gate to source voltage (<math>V_{gs}</math>) is much less than the threshold voltage (<math>V_t</math>) then it is termed as the accumulation mode. There is no conduction between source and drain. The device is turned off.</p>
27.	<p><b>What is depletion mode? BTL2</b></p> <p>When the gate to source voltage (<math>V_{gs}</math>) is increased greater than the threshold voltage (<math>V_t</math>) the electrons are attracted towards the gate while the holes are repelled causing a depletion region under the gate. This is called depletion mode.</p>
28.	<p><b>What is inversion mode? BTL2</b></p> <p>When <math>V_{gs}</math> is raised above the <math>V_t</math> the electrons are attracted to the gate region. Under such a condition the surface of the underlying p-type silicon is said to be inverted to n-type and provides a condition paths between source and drain. The device is turned on. This is called inversion mode.</p>
29.	<p><b>What are the three operating regions of MOS transistor? BTL2</b></p> <p>Cut-off region Non Saturated Region Saturated Region</p>
30.	<p><b>What is cut-off region? BTL1</b></p> <p>The region where the current flow is essentially zero is called cut-off region. <math>I_{ds}=0, V_{gs} \leq V_t</math></p>
31.	<p><b>What is saturated region? BTL1</b></p> <p>Channel is strongly inverted and the drain current flow is ideally independent of drain-source voltage is called saturated region. <math>0 &lt; V_{gs} - V_t &lt; V_{ds}</math></p>
32.	<p><b>What is Non-saturated region? BTL1</b></p> <p>Weak inversion region where the drain current is dependent on the gate and the drain voltage is called non saturated region. <math>0 &lt; V_{ds} &lt; V_{gs} - V_t</math></p>
33.	<p><b>What are the parameters that effect the magnitude of drain –source current <math>I_{ds}</math>? BTL2</b></p> <ul style="list-style-type: none"> <li>• The distance between source and drain</li> <li>• The channel length</li> <li>• The threshold voltage</li> <li>• The thickness of the gate oxide layer</li> <li>• The dielectric constant of the gate insulator</li> <li>• The carrier mobility</li> </ul>
34.	<p><b>What are the functional parameters of threshold equation? BTL2</b></p> <ul style="list-style-type: none"> <li>• Gate conductor material</li> <li>• Gate insulator material</li> <li>• Gate insulator thickness- channel doping</li> <li>• Impurities at the silicon- insulator interface</li> <li>• Voltage between the source and the substrate, <math>V_{sb}</math></li> </ul>
35.	<p><b>How the threshold voltage can be varied? BTL3</b></p> <ul style="list-style-type: none"> <li>• Threshold voltage may be varied by changing</li> <li>• The doping concentration (<math>N_A</math>)</li> </ul>

	<ul style="list-style-type: none"> <li>• The oxide capacitance (<math>C_{ox}</math>)</li> <li>• Surface state charge (<math>Q_{fc}</math>)</li> </ul>
36.	<p><b>What are the common methods used to adjust threshold voltage?BTL2</b></p> <ul style="list-style-type: none"> <li>• Change <math>Q_{fc}</math> by introducing a small doped region at the oxide/ substrate interface via ion implantation</li> <li>• Change <math>C_{ox}</math> by using a different insulating material for the gate</li> </ul>
37.	<p><b>What is body effect? (Nov/Dec 2016) BTL2</b> The threshold voltage <math>V_t</math> is not constant with respect to voltage difference between source and substrate is called body effect.</p>
38.	<p><b>What are the second order effects of MOS transistor? BTL1</b></p> <ul style="list-style-type: none"> <li>• Threshold voltage- body effect</li> <li>• Sub threshold current</li> <li>• Channel length modulation</li> <li>• Mobility variation</li> <li>• Impact Ionization</li> <li>• Velocity Saturation</li> </ul>
39.	<p><b>What is sub threshold current? BTL2</b> The cut-off region described by <math>I_{ds}=0</math>, <math>V_{gs} \leq V_t</math> is also referred to as the sub threshold region, where <math>I_{ds}=0</math> increases exponentially with <math>V_{ds}</math> and <math>V_{gs}</math>.</p>
40.	<p><b>What is channel length modulation? (May/June 2016), (April / May 2017)BTL2</b> The increase of the depletion layer width at the drain as the drain voltage is increased. This leads to a shorter channel length and an increased current is called Channel length modulation in a MOS.</p>
41.	<p><b>What is mobility variation? BTL2</b> The mobility is defined as the ratio of average carrier drift velocity to the electric field intensity.</p>
42.	<p><b>What is drain punch through? BTL2</b> When the drain is at a high enough voltage with respect to the source, the depletion layer around the drain and source regions merge into a single depletion region thus causing current to flow irrespective of the gate voltages. This is known as punch through effect.</p>
43.	<p><b>What is impact ionization? BTL2</b> When the length of the gate is reduced, the electric field at the drain of a transistor in saturation increases. For submicron gate lengths, the field can become so high that electron is imparted with enough energy to become "hot". The hot electrons impact the drain, dislodging holes that are swept towards the negatively charged substrate and appear as a substrate current. This effect is known as impact ionization.</p>
44.	<p><b>What is SPICE? BTL1</b> The acronym SPICE stands for Simulation Program with Integrated Circuit Emphasis is a general purpose circuit program that simulates electronic circuits.</p>
45.	<p><b>Compare CMOS and Bipolar technologies. (Nov/Dec 2013) BTL4</b></p>


S.No.	CMOS Technology	Bipolar Technology
1.	Low static power dissipation	High power dissipation
2.	High input impedance	Low input impedance
3.	High packing density	Low packing density
4.	Low output drive current	High output drive current
5.	Drain and source are interchangeable	It is unidirectional
6.	High noise margin	Low voltage swing logic

46.	<p><b>Define noise margin (May/June 2014). Illustrate how it can be obtained from the transfer characteristics of a CMOS Inverter. (Nov/Dec 2016) BTL4</b></p> <p>Noise margin is a parameter that allows us to determine the allowable noise voltage on the input of a gate so that the output will not be affected. The 2 common parameters are NMH &amp; NML Where</p> <p><math>NML =  V_{ILmax} - V_{OLmax} </math> and <math>NMH =  V_{OHmin} - V_{IHmin} </math></p> <p><math>V_{IHmin}</math> = minimum HIGH input voltage  <math>V_{ILmax}</math> = maximum LOW i/p voltage  <math>V_{OHmin}</math> = minimum HIGH o/p voltage  <math>V_{OLmax}</math> = maximum LOW o/p voltage</p>
47.	<p><b>Discuss any two layout design rules? (May/June 2014) BTL1</b></p> <p>The two main approaches for describing layout rules are (i) micron rule (ii) <math>\mu</math>- based rules. Micron design rules give a list of minimum feature sizes and spacing for all the masks required in a given process. <math>\lambda</math>- based design rules are based on a single parameter, '<math>\lambda</math>' which characterizes the linear feature- the resolution of the complete wafer implementation process</p>
48.	<p><b>Draw the DC transfer characteristics of CMOS inverter? (Nov/Dec 2013), (April/May 2015) BTL2</b></p> <p><b>DC Transfer Characteristics</b>  <math>V_{IH}</math>: minimum HIGH input voltage, <math>V_{IL}</math>: maximum LOW input voltage, <math>V_{OH}</math>: minimum HIGH output voltage, <math>V_{OL}</math>: maximum LOW output voltage. <math>V_T</math> – Threshold voltage</p>
49.	<p><b>Define scaling? (Nov/Dec 2013), (April/May 2015) BTL2</b></p> <p>Scaling of MOS transistor is concerned with systematic reduction of overall dimensions of the devices as allowed by the available technology, while preserving the geometric ratios found in the larger devices.</p>
50.	<p><b>What is propagation delay time tpd? / Define propagation delay of a CMOS inverter. (May/June 2014), (May/June 2016), (April / May 2017) BTL2</b></p> <p>It is the maximum time from the input crossing 50% to the output crossing 50%. It is also called as Maxtime.</p> <p>High-to-Low propagation delay (tpHL): Time taken to fall from <math>V_{OH}</math> to 50%.</p>



51. Give the types of scaling in CMOS technology. (Nov/Dec 2013) BTL1  
 Transistor scaling, Interconnect scaling



**PART \* B**

1. Explain the operation of a CMOS inverter clearly indicating the various regions of operation. (13M) BTL4  
**Answer: Page 1.81-1.86 –Dr.R.Uma**  
 CMOS Inverter- Diagram-Circuit-Operation- input “0”- Output “1” (2M)  
 CMOS Inverter DC Characteristics- Cut off-  $I_{ds}=0$ ,  $V_{gs} \leq V_t$  –Saturated- $0 < V_{gs} - V_t < V_{ds}$  - Non-Saturated- $0 < V_{ds} < V_{gs} - V_t$  (3M)  
 CMOS Inverter DC transfer and operating regions- Diagram-Region A-Region B-Region C-Region D-Region E (8M)

2. Explain in detail about the ideal I-V characteristics and non-ideal I-V characteristics of NMOS and PMOS devices and derive its equation.(13M) (May/June 2013) (May/June 2016) (Nov/Dec 2016) BTL4



	<p><b>Answer: Page 1.14-1.18 and 1.56- 1.68- Dr.R.Uma</b></p> <p><b>MOS DC Equations-</b> Cut-off mode- Non-saturated or Linear mode- Saturated mode (4M)</p> <p><b>Non ideal IV characteristics- Threshold voltage-</b> minimum voltage at which the device starts conduction</p> <p><b>Body effect-</b> The threshold voltage <math>V_t</math> is not constant with respect to voltage difference between source and substrate</p> <p><b>Sub threshold conduction-</b> The cut-off region described by <math>I_{ds}=0, V_{gs} \leq V_t</math> - sub threshold region, where <math>I_{ds}=0</math> increases exponentially with <math>V_{ds}</math> and <math>V_{gs}</math>.</p> <p><b>Channel length modulation-</b> The increase of the depletion layer width at the drain as the drain voltage is increased. This leads to a shorter channel length and an increased current is called Channel length modulation in a MOS.</p> <p><b>Mobility variation-</b> ratio of average carrier drifts velocity to the electric field intensity.</p> <p><b>Drain punch through-</b> When the drain is at a high enough voltage with respect to the source, the depletion layer around the drain and source regions merge into a single depletion region thus causing current to flow irrespective of the gate voltages.</p> <p><b>Impact ionization-</b> When the length of the gate is reduced, the electric field at the drain of a transistor in saturation increases. For submicron gate lengths, the field can become so high that electron is imparted with enough energy to become “hot”. The hot electrons impact the drain, dislodging holes that are swept towards the negatively charged substrate and appear as a substrate current.</p> <p>Drain induced barrier lowering- Tunneling-Velocity saturation and mobility degradation- Junction leakage- Temperature dependence- Geometry Dependence (9M)</p>
3.	<p><b>Explain the electrical properties of MOS transistor in detail (13M) (Nov/Dec 2013) BTL3</b></p> <p><b>Answer: Page 1.11-1.68-Dr.R.uma</b></p> <p><b>Electrical Properties-</b> Threshold Voltage- Threshold voltage equations-Body effect (2M)</p> <p><b>MOS DC Equations-</b> Cut off- <math>I_{ds}=0, V_{gs} \leq V_t</math> -Saturated-<math>0 &lt; V_{gs} - V_t &lt; V_{ds}</math> -Non-Saturated-<math>0 &lt; V_{ds} &lt; V_{gs} - V_t</math> (2M)</p> <p><b>Small Signal AC Characteristics-</b>Voltage gain-Figure of merit (2M)</p> <p><b>MOS Capacitances-</b>Simple MOS capacitance model-Detailed MOS Capacitance model- MOS Device Capacitance (2M)</p> <p><b>MOS Resistance-</b>Resistance of Non-rectangular Regions-Contact and via Resistance-Distributed RC effect-Wire length Design Guide- (1M)</p> <p><b>Inductance- Non-Ideal I-V Characteristics of MOS-</b>Threshold voltage- Body effect- Sub threshold conduction- Channel length modulation- Mobility variation- Drain punch through- Impact ionization- Drain induced barrier lowering- Tunneling-Velocity saturation and mobility degradation- Junction leakage- Temperature dependence- Geometry Dependence (4M)</p>
4.	<p><b>Briefly discuss about the CMOS process enhancements and layout design rules.(13M) (May/June 2014) BTL2</b></p> <p><b>Answer: Page 1.99-1.105-Dr.R.Uma</b></p> <p><b>Micron Rules-</b>Features-CMOS layout Rules (6M)</p> <p><b>Lambda Based Design Rules-</b>Features-Transistor design rules for nMOS, pMOS and CMOS (7M)</p>
5.	<p><b>Discuss the CV characteristics and DC transfer characteristics of the CMOS. (13M) (May/June2014) BTL4</b></p> <p><b>Answer: Page 1.31-1.38 &amp;1.82-1.86-Dr.R.Uma</b></p> <p><b>MOS Capacitances-</b>Simple MOS capacitance model-Detailed MOS Capacitance model- MOS Device Capacitance (4M)</p> <p><b>CMOS Inverter-</b> Diagram-Circuit-Operation (2M)</p>

	<p><b>CMOS Inverter DC Characteristics-</b> Cut off- <math>I_{ds}=0</math>, <math>V_{gs} \leq V_t</math> –Saturated-<math>0 &lt; V_{gs} - V_t &lt; V_{ds}</math> - Non-Saturated-<math>0 &lt; V_{ds} &lt; V_{gs} - V_t</math> (3M)</p> <p><b>CMOS Inverter DC transfer and operating regions-</b> Diagram-Region A-Region B-Region C-Region D-Region E (4M)</p>
6.	<p><b>Explain in detail about the scaling concept of CMOS chips.(13M) (May/June 2013) BTL4</b>  <b>Answer: Page 1.80-1.81 -Dr.R.Uma</b></p> <p><b>Constant field Scaling-</b>Largest reduction in power delay product of single transistor (3M)</p> <p><b>Constant voltage scaling-</b>Voltage compatibility with older circuits (3M)</p> <p><b>Comparison of the effect of scaling on MOSFET devices-</b> Gate length- Gate width- Field-Oxide Thickness- Substrate doping- Gate capacitance-Oxide capacitance- Transit time- Transit frequency- Voltage- Current- Power- Power-delay (7M)</p>
7.	<p><b>Describe the equation for source to drain current in the three regions of operation of a MOS transistor and draw the VI characteristics.(13M) (May/June 2016) BTL4</b>  <b>Answer: Page 1.80-1.81 -Dr.R.Uma</b></p> <p><b>MOS DC Equations-</b> Cut off mode-Non Saturated mode-Saturated mode (2M)</p> <p><b>Cut off Mode:</b> Sub threshold Mode-Weak inversion current- Sub threshold leakage (3M)</p> <p><b>Non-Saturated Mode-</b> Transit time- Electric Field- Trans-conductance- Device Trans-conductance (5M)</p> <p><b>Saturated Mode-</b> Channel created (3M)</p>
8.	<p><b>Explain in detail about the body effect and its effect in NMOS and PMOS devices. (13M) (May/June 2013) (May/June 2016) BTL3</b>  <b>Answer: Page 1.13-1.32 -Dr.R.Uma</b></p> <p>Normal condition depletion layer width remains constant and charge carriers are pulled into the channel from the source (3M)</p> <p>Substrate bias increased- width of the channel substrate depletion layer increases results in increase in the density of the trapped carriers in the depletion layer (4M)</p> <p>nMOS enhancement mode Transistor (3M)</p> <p>nMOS depletion mode Transistor (3M)</p>
9.	<p><b>Explain in detail about Device models.(13M) (May/June 2014) BTL2</b>  <b>Answer: Page 1.75-1.80 -Dr.R.Uma</b></p> <p><b>Device Models- Types of Models</b></p> <p><b>Level 1 model-</b> VTO, KP, LAMBDA, PHI and GAMMA (2M)</p> <p><b>Level 2 Model-</b> Bulk Depletion charge must be calculated by taking into account its dependence on the channel voltage. (2M)</p> <p><b>Level 3 Model-</b> Empirical equations instead of analytical models are both to improve the accuracy of the model (2M)</p> <p><b>BSIM Model-</b> Berkeley short-channel IGFET model – based on small parameters- accuracy and efficiency (3M)</p> <p><b>Diffusion Capacitance Model-</b>parasitic capacitance of the source and drain diffusion regions are simulated in SPICE with the simple pn-junction model. (4M)</p>
	<b>PART * C</b>
1.	<p><b>Draw the layout diagram for NAND and NOR gate. (15M) (May/June 2017)BTL5</b>  <b>Answer: Page 1.108-1.109- Dr.R.Uma</b></p> <p>Static CMOS Diagram for both NAND and NOR Gate (2+2)M</p> <p>Stick Diagram for both NAND and NOR Gate (2+2)M</p> <p>Layout Diagram based on Design Rules for both NAND and NOR Gate (2+2)M</p> <p>Coloring based on Design Rules for both NAND and NOR Gate (3M)</p>

	<p><b>Explain the various steps involved in the P-well CMOS process with necessary diagrams. (15M) (Nov'2012)BTL2</b>  <b>Answer: Page 11-13 - N.Weste, K.Eshraghian</b>  <b>Step 1 :</b> A thin layer of SiO<sub>2</sub> is deposited which will serve as the pad oxide. (1M)  <b>Step 2 :</b> A thicker sacrificial silicon nitride layer is deposited by chemical vapour deposition (CVD). (1M)  <b>Step 3 :</b> A plasma etching process is used to create trenches used for insulating the devices. (1M)  <b>Step 4 :</b> The trenches are filled with SiO<sub>2</sub> which is called as the field oxide. (1M)  <b>Step 5 :</b> To provide flat surface chemical mechanical planarization is performed and also sacrificial nitride and pad oxide is removed. (1M)  2. <b>Step 6 :</b> The p-well mask is used to expose only the p-well areas, after this implant and annealing sequence is applied to adjust the well doping. This is followed by a second implant step to adjust the threshold voltage of the NMOS transistor. (1M)  <b>Step 7 :</b> Implant step is performed to adjust the threshold voltage of PMOS transistor. (1M)  <b>Step 8 :</b> A thin layer of gate oxide and polysilicon is chemically deposited and patterned with the help of polysilicon mask. (1M)  <b>Step 9 :</b> Ion implantation to dope the source and drain regions of the PMOS (p<sup>+</sup>) and NMOS (n<sup>+</sup>) transistors, this will also form n<sup>+</sup> polysilicon gate and p<sup>+</sup> polysilicon gate for NMOS and PMOS transistors respectively. Hence this process is called as self aligned process. (1M)  <b>Step 10 :</b> Then the oxide and nitride spacers are formed by chemical vapour deposition. (1M)  <b>Step 11 :</b> In this step contact or via holes are etched, metal is deposited and patterned. After the deposition of last metal layer final passivation or overglass is deposited for protection. (1M)  Diagram (2M)</p>
3	<p><b>Explain the various steps involved in the n-well CMOS process with necessary diagrams. (15M) (Nov'2012)BTL2</b>  <b>Answer: Page 9-11- N.Weste, K.Eshraghian</b>  <b>Step 1 :</b> A thin layer of SiO<sub>2</sub> is deposited which will serve as a the pad oxide. (1M)  <b>Step 2 :</b> Deposition of a thicker sacrificial silicon nitride layer by chemical vapour deposition (CVD). (1M)  <b>Step 3 :</b> A plasma etching process using the complementary of the active area mask to create trenches used for insulating the devices. (1M)  <b>Step 4 :</b> The trenches are filled with SiO<sub>2</sub> which is called as the field oxide. (1M)  <b>Step 5 :</b> To provide flat surface chemical mechanical planarization is performed and also sacrificial nitride is removed. (1M)  <b>Step 6 :</b> The n-well mask is used to expose only the n-well areas, after this implant and annealing sequence is applied to adjust the well doping. This is followed by second implant step to adjust the threshold voltage of the PMOS transistor. (1M)  <b>Step 7 :</b> Implant step is performed to adjust the threshold voltage of NMOS transistor. (1M)  <b>Step 8 :</b> A thin layer of gate oxide and polysilicon is chemically deposited and patterned with the help of polysilicon mask. (1M)  <b>Step 9 :</b> Ion implantation to dope the source and drain regions of the PMOS (p<sup>+</sup>) and NMOS (n<sup>+</sup>) transistors, this will also form n<sup>+</sup> polysilicon gate and p<sup>+</sup> polysilicon gate for NMOS and PMOS transistors respectively. Hence this process is called as self aligned process. (1M)  <b>Step 10 :</b> Then the oxide or nitride spacers are formed by chemical vapour deposition. (1M)  <b>Step 11 :</b> In this step contact or via holes are etched, metal is deposited and patterned. After the deposition of last metal layer final passivation or overglass is deposited for protection. (1M)  Diagram (2M)</p>

<b>UNIT II – COMBINATIONAL LOGIC CIRCUITS</b>	
Circuit Families: Static CMOS, Ratioed Circuits, Cascode Voltage Switch Logic, Dynamic Circuits, Pass Transistor Logic, Transmission Gates, Domino, Dual Rail Domino, CPL, DCVSPG, DPL, Circuit Pitfalls. Power: Dynamic Power, Static Power, Low Power Architecture.	
<b>PART * A</b>	
Q.No.	Questions
1.	<b>What are the short falls of pass transistor logic? (Nov/Dec 2019) BTL1</b> The short fall associated with PTL is threshold variation (or) threshold drop. An NMOS device is effective at passing a 0, but it is poor at pulling a node to VDD. When the pass-transistor pulls a node high, the output only charges to $VDD - V_{tn}$ . The output voltage will also gets affected when the source-to-body voltage is present (body effect).
2.	<b>What is complementary pass transistor logic? (Nov/Dec 2019) BTL 1</b> CPL is an alternative structure to eliminate threshold variation. The main concept behind CPL is the use of only an nMOS network for the implementation of logic functions. This results in low input capacitance and high speed operation. It consists of nMOS pass transistor logic network driven by two sets of complementary inputs and CMOS inverter used as buffers.
3.	<b>What are the two methods of restoration in PTL? (April/May 2019) BTL1</b> 1. The first method consist of single pMOS transistor connected in feedback path. (ie) cross coupled feedback. 2. The second restoration method utilizes pMOS gate connected to the output of inverter.
4.	<b>What is swing-restored pass transistor logic? (April/May 2019) BTL1</b> It is an alternate configuration for PTL to eliminate threshold drop. In SRPL the output inverters are cross-coupled like a latch structure, which performs both swing restoration and output buffering.
5.	<b>What is the advantages of multiple threshold transistors. (Nov/Dec 2018) BTL1</b> The threshold problem in pass transistors can be reduced using multiple threshold transistors. The primary goal of multiple threshold voltage circuits is to selectively scale the threshold voltages together with the supply voltage in order to enhance speed without increasing the subthreshold leakage current.
6.	<b>What are the limitations of multiple threshold transistor? (Nov/Dec 2018) BTL1</b> The primary disadvantage of using multiple threshold transistors, has impact on the power consumption due to subthreshold current flowing through the pass transistors, even if $V_{gs}$ is below $V_t$ . The subthreshold leakage is not significant in the critical paths when the device is constantly switching but produces negative impact when the device is idle.
7.	<b>What is pass transistor logic? (April/May 2018) BTL1</b> It is a MOS transistor, in which gate is driven by a control signal, the source (out), the drain of the transistor is called constant or variable voltage potential (in). When the control signal is high, input is passed to the output and when the control signal is low, the output is in high impedance (floating).
8.	<b>List the advantages of pass transistor logic. (April/May 2018) BTL2</b> 1. PTL circuits are often superior to standard CMOS circuits in terms of layout density, circuit delay and power consumption. 2. They do not have a path to GND and do not dissipate standby power (static power dissipation).
9.	<b>What is transmission gate? BTL1</b> The circuit constructed with the parallel connection of PMOS and NMOS with shorted drain and

	source terminals. The gate terminal uses two select signals $s$ and $s(\text{bar})$ then the transmission gate passes the signal from input to output. When $s$ is low then the circuit enters into high impedance state.
10.	<p><b>Write the application of TG. BTL2</b></p> <ul style="list-style-type: none"> <li>• Multiplexing element or path selector</li> <li>• A latch element</li> <li>• An Analog switch</li> <li>• Act as a voltage controlled resistor connecting the input and output.</li> </ul>
11.	<p><b>List the Important properties of static CMOS design. BTL2</b></p> <ul style="list-style-type: none"> <li>• At any instant of time, the output of the gate is directly connected to <math>V_{SS}</math> or <math>V_{DD}</math>.</li> <li>• All functions are composed of either AND'ed or OR'ed sub functions. The AND function is composed of NMOS transistors in series. The OR function is composed of NMOS transistors in parallel.</li> <li>• Contains a pull-up network (PUP) and pull down network (PDN).</li> <li>• PUP networks consist of PMOS transistors.</li> <li>• PDN networks consist of NMOS transistors.</li> <li>• Each network is the dual of the other network.</li> <li>• The output of the complementary gate is inverted.</li> </ul>
12.	<p><b>What is Elmore delay model? (April / May 2017) BTL2</b> This is an approximate method to find the delay of net or interconnects in terms of resistance and capacitance.</p> <p>General property of Elmore delay model network has</p> <ul style="list-style-type: none"> <li>• Single input node</li> <li>• All the capacitors are between a node and ground.</li> <li>• Network does not contain any resistive loops.</li> </ul>
13.	<p><b>What are the basic methods to implement inverter in PTL? BTL1</b></p> <p>NMOS using load resistance in parallel. NMOS depletion mode transistor where the gate is connected to the source so it is always on. NMOS enhancement mode transistor where the gate terminal is always connected to <math>V_{DD}</math>.</p>
14.	<p><b>What are the short falls of pass transistor logic? BTL4</b></p> <p>The short fall associated with PTL is threshold variation (or) threshold drop. An NMOS device is effective at passing a 0, but it is poor at pulling a node to <math>V_{DD}</math>. When the pass-transistor pulls a node high, the output only charges to <math>V_{DD}-V_{tn}</math>. The output voltage will also gets affected when the source to body voltage is present (body effect).</p>
15.	<p><b>What are the methods to reduce threshold drop problems in PTL? BTL3</b></p> <p>Incorresponding level restoration circuit Multiple – threshold transistors Transmission gate</p>
16.	<p><b>What is complementary pass transistor logic? BTL2</b></p> <p>CPL is an alternative structure to eliminate threshold variation. The main concept behind CPL is the use of only an nMOS network for the implementation of logic functions. This results in low input capacitance and high speed operation. It consists of nMOS pass transistor logic network driven by two sets of complementary inputs and CMOS inverter used as buffers.</p>
17.	<p><b>What are the two methods of restoration in PTL? BTL1</b></p> <p>The first method consists of single pMOS transistor connected in feedback path. (ie.,) cross coupled feedback.</p>

	The second restoration method utilizes pMOS gate connected to the output of inverter.
18.	<b>What is swing-restored pass transistor logic? BTL2</b> Swing restored pass transistor is an alternate configuration for PTL to eliminate threshold drop. In SRPTL the output inverters are cross coupled like a latch structure, which performs both swing restoration and output buffering.
19.	<b>What are the advantages of multiple threshold transistors? BTL2</b> The threshold problem in pass transistors can be reduced using multiple threshold transistors. The primary goal of multiple threshold voltage circuits is to selectively scale the threshold voltages together with the supply voltage in order to enhance speed without increasing the subthreshold leakage current.
20.	<b>What are the limitations of multiple threshold transistors? BTL2</b> The primary disadvantage of using multiple threshold transistors, has impact on the power consumption due to sub-threshold current flowing through the pass transistors, even if $V_{gs}$ is below $V_t$ . the sub-threshold leakage is not significant in the critical paths when the device is constantly switching but produces negative impact when the device is idle.
21.	<b>What is pass transistor logic? BTL2</b> Pass transistor is a MOS transistor, in which gate is driven by a control signal, the source(out), the drain of the transistor is called constant or variable voltage potential (in). When the control signal is high, input is passed to the output and when the control signal is low, the output is in high impedance.
22.	<b>List the advantages of pass transistor logic. BTL2</b> <ul style="list-style-type: none"> <li>• PTL circuits are often superior to standard CMOS circuits in terms of layout density, circuit delay and power consumption.</li> <li>• They do not have a path to GND and do not dissipate standby power (state power dissipation)</li> </ul>
23.	<b>What is transmission gate? BTL2</b> The circuit constructed with the parallel connection of PMOS and NMOS with shorted drain and source terminals. The gate terminal uses two select signals s and sbar, when s is high then the transmission gate passes the signal from input to output. When s is low the the circuit enters into high impedance state.
24.	<b>List the application of transmission gate. BTL1</b> <ul style="list-style-type: none"> <li>• Multiplexing element or path selector circuit</li> <li>• A latch element</li> <li>• An analog switch</li> <li>• Act as a voltage controlled resistor connecting the input and output.</li> </ul>
25.	<b>List the important properties of static CMOS design. BTL1</b> <ul style="list-style-type: none"> <li>• At any instant of time, the output of the gate is directly connected to VSS or VDD.</li> <li>• All functions are composed of either ANDed or ORed sub functions. The AND function is composed of NMOS transistors in series. The OR function is composed of NMOS transistors in parallel.</li> <li>• Contains a pull-up network (PUP) and Pull down network (PDN)</li> <li>• PUP network consists of PMOs transistors</li> <li>• PDN network consists of NMOS transistors</li> <li>• Each network is the dual of the other network.</li> <li>• The output of the complementary gate is inverted.</li> </ul>
26.	<b>What are the advantages of static CMOS design? BTL2</b> <ul style="list-style-type: none"> <li>• Robust in construction</li> <li>• Good noise immunity</li> </ul>

	<ul style="list-style-type: none"> <li>• Static logic has no minimum clock rate, the clock can be pause indefinitely</li> <li>• Low power consumption</li> <li>• For low operating frequencies, CMOS static logic is used to obtain a relatively small die size.</li> </ul>
27.	<p><b>List the limitations of static CMOS design. BTL1</b> The main limitation of static circuits is slower speed as compared to dynamic circuits. The reasons are</p> <ul style="list-style-type: none"> <li>• Increased gate capacitance due to the presence of both PMOS and NMOS transistors</li> <li>• Output depends on the previous cycle inputs due to charges that may be present at internal inputs.</li> <li>• Multiple switching of the output within a cycle depending on the input switching pattern.</li> </ul>
28.	<p><b>What are the classifications of CMOS circuit families? BTL1</b> Static CMOS circuits Dynamic CMOS circuits Ratioed circuits Pass transistor circuits</p>
29.	<p><b>What are the characteristics of static CMOS design? BTL2</b> A static CMOS circuit is a combination of two networks- the pull up network (PUN) and the pull down network (PDN) in which at every point in time, each gate output is connected to either VDD or Vss via a low resistance path.</p>
30.	<p><b>What is bubble pushing? BTL2</b> Bubble pushing is a principle which is applied for static CMOS structure that is dual in nature that can be obtained using the duality principle of Demorgan's theorem. For example an OR gate is equivalent to a NAND gate with bubbles at its inputs and an AND gate is equivalent to a NOR gate with bubbles at its inputs.</p>
31.	<p><b>What is AOI and OAI logic? BTL2</b> AND-OR-INVERT (AOI) logic are two level compound (or complex) logic functions constructed from the combination of one or more AND gates followed by a NOR gate. Construction of AOI cells is particularly efficient using CMOS technology where the total number of transistor gates can be reduced compared to the same construction using NAND logic. In OR-AND-INVERT (OAI) logic where the OR gates precede an AND gate.</p>
32.	<p><b>Define critical paths. BTL2</b> Critical path is the longest path in the circuit which decides the most critical function and requires the attention to timing details.</p>
33.	<p><b>What are the main levels that critical paths affect a system? BTL1</b></p> <ul style="list-style-type: none"> <li>• The architectural/ micro-architectural level</li> <li>• The logic level</li> <li>• The circuit level</li> <li>• The layout level</li> </ul>
34.	<p><b>Define RC delay model. BTL2</b> RC delay model is an analytical method used to estimate the delay of logic gates. The RC delay model treats transistors switches in series with resistors. Once the delay in the circuit is estimated, the circuit can be modified to operate faster.</p>
35.	<p><b>What is intrinsic delay? BTL2</b> The RC product of an MOS transistor is called intrinsic delay denoted as <math>\tau</math>.</p>
36.	<p><b>Define Elmore delay model. BTL2</b> Elmore delay model is an analytical method used to estimate the RC delay in a network. Elmore delay model estimates the delay of a RC ladder as the sum over each node in the ladder of the</p>


	resistance $R_{n-1}$ between that node and a supply multiplied by the capacitor on the nodes.
37.	<p><b>What are the general properties of Elmore delay model? BTL2</b></p> <p>General property of Elmore delay model network has</p> <ul style="list-style-type: none"> <li>• Single input node</li> <li>• All the capacitors are between a node and ground</li> <li>• Network does not contain any resistive loop</li> </ul>
38.	<p><b>Define absolute delay. BTL2</b></p> <p>The absolute delay of a gate is the product of a unit-less delay of the gate (gate with as parasitics) and the delay unit that characterizes a given process.</p>
39.	<p><b>Define linear delay. BTL2</b></p> <p>Linear delay is the sum of effort delay and parasitic delay.</p>
40.	<p><b>Define effort delay. BTL2</b></p> <p>The delay that depends on the load and on properties of the logic gate driving the load. It is related in two terms: the logic effort of the logic gate and the electrical effort h characteristics the load.</p>
41.	<p><b>Define electrical effort. BTL2</b></p> <p>Electrical effort is the ratio of output capacitances to the input capacitance of the gate. The electrical effort describes how the electrical environment of the logic gate affects the performance and how the size of the transistors in the gate determines its load-driving capability.</p>
42.	<p><b>Define logical effort. BTL2</b></p> <p>Logical effort of a gate is defined as the ratio of the input capacitance of the gate to the input capacitance of an inverter that can deliver the same output current.</p>
43.	<p><b>Define parasitic delay. BTL2</b></p> <p>The parasitic delay is the ratio of the parasitic capacitance to the input capacitance of the inverter, which is just <math>P_{inv}</math>.</p>
44.	<p><b>Define path logical effort. BTL2</b></p> <p>The logical effort along a path compounds by multiplying the logical efforts of all the logic gates along the path.</p>
45.	<p><b>Define path electrical effort. BTL2</b></p> <p>The electrical effort along a path through a network is simply the ratio of the capacitance with loads the last logic gate in the path to the input capacitance of the first gate in the path.</p>
46.	<p><b>Define branching effort. BTL2</b></p> <p>When fan out occurs within a logic network, some of the variable drive current is directed along the path.</p>
47.	<p><b>Define path effort. BTL2</b></p> <p>The path effort is the product of the stage efforts to the electrical effort of each stage.</p>
48.	<p><b>Define path delay. BTL2</b></p> <p>The path delay is the sum of the delays of each of the stage of logic in the path. It can also be written as the sum of the path effort delay and path parasitic delay.</p>
49.	<p><b>What are the ways to minimize delay in a chain of inverter? BTL4</b></p> <ul style="list-style-type: none"> <li>• Minimize the delay between input and output.</li> <li>• Increase the size of successive inverter.</li> <li>• Use minimum number of stages.</li> <li>• Minimize gate delay.</li> </ul>
50.	<p><b>What are the sources of power dissipation? (April/May 2015)BTL2</b></p> <ul style="list-style-type: none"> <li>• Static power dissipation (due to leakage current when the circuit is idle)</li> <li>• Dynamic power dissipation (when the circuit is switching) and</li> <li>• Short-circuit power dissipation during switching of transistors.</li> </ul>



51.	<p><b>What is static power dissipation? BTL2</b> Power dissipation due to leakage current when the circuit is idle is called the static power dissipation. Static power due to</p> <ul style="list-style-type: none"> <li>• Sub-threshold conduction through OFF transistors.</li> <li>• Tunneling current through gate oxide.</li> <li>• Leakage through reverse biased diodes.</li> <li>• Contention current in ratioed circuits.</li> </ul>
52.	<p><b>What is Dynamic power dissipation? BTL2</b> Power dissipation due to circuit switching to charge and discharge the output load capacitance at a particular node at operating frequency is called dynamic power dissipation.</p>
53.	<p><b>Define activity factor. BTL2</b> The node transition activity factor, is a statistical parameter and is data rate dependent and defines the probability of the gate's output to make logic transition during one clock cycle.</p>
54.	<p><b>What is short circuit power dissipation? BTL2</b> During switching, both nMOS and pMOS transistors will conduct simultaneously and provide a direct path between VDD and the ground rail resulting in short circuit power dissipation.</p>
55.	<p><b>What are the methods to reduce dynamic power dissipation? (Nov/Dec 2013)BTL4</b></p> <ul style="list-style-type: none"> <li>• Reducing the product of capacitance and its switching frequency.</li> <li>• Eliminate logic switching that is not necessary for computation.</li> <li>• Reduce activity factor.</li> <li>• Reduce supply voltage.</li> </ul>
56.	<p><b>What are the methods to reduce static power dissipation?(Nov/Dec 2013) BTL4</b></p> <ul style="list-style-type: none"> <li>• By selecting multi threshold voltages on critical paths with low <math>V_t</math> transistors while leakage on other paths with high <math>V_t</math> transistors.</li> <li>• By using two operating modes, active and standby for each function blocks.</li> <li>• By adjusting the body bias that is adjusting fbb(forward body bias)in active mode to increase performance and RBB(reverse body bias)in standby mode to reduce leakage.</li> <li>• By using sleep transistor to isolate the supply from block to achieve significance leakage power savings.</li> </ul>
57.	<p><b>What is SFPL? BTL2</b> Source Follower Pull up logic is a variation on Pseudo nMOS whereby the load device is an N pull-down transistor and N source follower pull ups are used on the inputs.</p>
58.	<p><b>What is CVSL? BTL2</b> Cascade Voltage switch logic belongs to class of differential logic types. The network consists of a dual n block instead of a dual p-block and a pair of cross coupled pMOS transistors computes the logic function and its complement. CVSL can be roughly as fast as dynamic logic, it dissipates almost as little static power as static CMOS and is relatively robust against large structure.</p>
59.	<p><b>What are the characteristics of CVSL? BTL3</b></p> <ul style="list-style-type: none"> <li>• CVSL is a differential type of logic circuit whereby both true and complement inputs are required.</li> <li>• N pull down trees are the dual of each other.</li> <li>• P pull up devices are cross coupled to latch output.</li> <li>• Both true and complement outputs are obtained.</li> </ul>
60.	<p><b>What is dynamic CMOS logic? BTL2</b></p> <ul style="list-style-type: none"> <li>• Dynamic circuits rely on the temporary storage of signal values on the capacitance of high impedance nodes.</li> <li>• Requires only N+2 transistors.</li> </ul>


	<ul style="list-style-type: none"> <li>• Takes a sequence of precharge and conditional evaluation phases to realize logic functions.</li> </ul>
61.	<p><b>What are the properties of Dynamic Logic? BTL4</b></p> <ul style="list-style-type: none"> <li>• Logic function is implemented by the pull down network only.</li> <li>• Full swing outputs(<math>V_{OL}=GND</math> and <math>V_{OH}=VDD</math>)</li> <li>• Non-ratioed</li> <li>• Faster switching speeds</li> <li>• Needs a precharge clock</li> </ul>
62.	<p><b>What is ratioed circuits? BTL2</b></p> <p>Ratioed logic is an attempt to reduce the number of transistors required to implement a given logic function, often at the cost of reduced robustness and extra power dissipation.</p>
63.	<p><b>What is pseudo-nMOS circuits? BTL2</b></p> <p>Circuit implemented with nMOS having grounded pMOS gate is called pseudo-nMOS circuits.</p>
64.	<p><b>What are the advantages of pseudo-nMOS circuits? BTL4</b></p> <ul style="list-style-type: none"> <li>• Reduce number of transistors (<math>N+1</math>, versus <math>2N</math> for CMOS)</li> <li>• The normal high output voltage (<math>V_{OH}</math>) for this gate is <math>VDD</math> since the pull-down stack are turned off when the output is pulled high.</li> <li>• Pseudo-nMOS gates offer improve speed factor.</li> </ul>
65.	<p><b>What are the disadvantages of pseudo-nMOS circuits? BTL2</b></p> <ul style="list-style-type: none"> <li>• Reduced noise margin</li> <li>• Static power dissipation</li> </ul>
66.	<p><b>What is precharge phase? BTL2</b></p> <p>The input to the next stage is charged up through the pMOS transistor when the clock is low, this phase of the clock is known as the precharge phase.</p>
67.	<p><b>What is Evaluation phase? BTL2</b></p> <p>When the clock is high however, the pMOS is cutoff and the bottom nMOS is turned ON, thereby disconnecting the output node from <math>VDD</math> and providing a possible pull-down path to ground through the bottom nMOS transistor. This part of the clock cycle is known as the evaluation phase.</p>
68.	<p><b>What is footed and unfooted dynamic circuits? BTL2</b></p> <ul style="list-style-type: none"> <li>• In unfooted dynamic circuits uses one pMOS through which a clk is connected which give rise to contention problem when both pMOS and nMOS ON precharge phase.</li> <li>• In footed dynamic circuits uses a single pMOS precharge transistor and one nMOS evaluation transistors to avoid contention problem.</li> </ul>
69.	<p><b>What are the disadvantages of dynamic CMOS logic? BTL2</b></p> <ul style="list-style-type: none"> <li>• A fundamental difficulty with dynamic circuits is a loss of noise immunity and a serious timing restriction on the inputs of the gate.</li> <li>• Violate monotonicity during evaluation phase.</li> </ul>
70.	<p><b>What is CMOS domino logic? BTL2</b></p> <p>A static CMOS inverter placed between dynamic gates which eliminate the monotonicity problem in dynamic circuits are called CMOS domino logic.</p>
71.	<p><b>What are the properties of domino logic? BTL2</b></p> <ul style="list-style-type: none"> <li>• Only non-inverting logic can be implemented.</li> <li>• Very high speed having <math>t_{pHL}=0</math></li> <li>• Eliminates the monotonicity problem.</li> </ul>
72.	<p><b>What is dual rail domino logic? BTL2</b></p> <p>Circuit is said to be dual-rail domino if each logical variable is represented by two wires, one that goes high if the signal is false, with this encoding, an input variable going true can cause an output</p>

	variable to go true or false.
73.	<b>What are glitches?</b> BTL2 A node exhibiting multiple transitions in a single clock cycle before settling to the correct logic level is called glitches or dynamic hazards. The occurrence of glitching in a circuit is mainly due to mismatch in the path lengths in the network.
74.	<b>What are the non-ideal effects dynamic logic?</b> BTL2 Although a dynamic logic circuit has less propagation delay than its static counterpart, there are many non-ideal effects that severely affect the signal integrity of a dynamic logic circuit. Signal integrity means how well a signal can transfer from one place to another along a signal path, which may be a long chain, a wire, or both. There are many factors that can affect the signal integrity. These include leakage current, charge injection, clock (capacitive) feedthrough, backgate coupling, charge loss effect, charge-sharing effect, and power supply noise. These effects are often named as non ideal effects of dynamic logic.
75.	<b>What is charge sharing?</b> BTL2 Charge sharing is a serious problem in dynamic logic, which occurs when two or more capacitors at different potentials are tied together. A node of a network must never be driven simultaneously by signals of opposite polarity, as this can leave the node in an erroneous or undefined state. One must beware of sneak paths which allow charge to leak. Charge sharing can occur when dynamic gates drive pass transistors.
76.	<b>How to reduce charge sharing effects?</b> BTL4 The common approaches to reduce the charge sharing effect are as follows. <ul style="list-style-type: none"> <li>• Increasing the capacitance of the critical node</li> <li>• Using the charge keeper</li> <li>• Precharging the internal nodes.</li> </ul>
77.	<b>Define Transistor Sizing problem. (May/ June 2014)</b> BTL2 Transistor sizing, an important problem in designing high performance circuits, has traditionally been formally defined as Minimize <i>Area</i> or <i>Power</i> , Subject to <i>Delay</i> .
78.	<b>Why is the transmission of logic 1 degraded as it passes through a nMOS pass transistor.(Nov/Dec 2016)</b> BTL4 When $S = 1$ ( $V_{dd}$ ), and $V_{in} = 1$ the pass transistor begins to conduct and charges the CL towards $V_{dd}$ . Initially $V_{in}$ is at a higher potential than $V_{out}$ , the current flows through the device. As voltage of the load approaches $V_{dd} - V_{tn}$ , the n- device begins to turn – off. $V_{tn}$ is the n- transistor body effected threshold .. Thus the transmission of logic 1 is degraded.
79.	<b>List the various power losses in CMOS circuits? (May/June 2013)</b> BTL1 Static power loss, Dynamic power loss
80.	<b>What is a pass transistor? What are its advantages? (Nov 2013)</b> BTL2 Pass transistor is similar to a buffer. Advantages of pass transistor are <ul style="list-style-type: none"> <li>• Occupies less space, because any logical operation can be realized with lesser number of MOS transistors</li> <li>• No direct path between VDD and Gnd. So, amount of power dissipation is lesser understand by condition.</li> </ul>
81.	<b>Draw the structure of 2:1 CMOS MUX.(Nov/Dec 2013)</b> BTL5



**2:1 CMOS MUX**

82. **Why single phase dynamic logic structure cannot be cascaded? Justify. (May/June 2016) BTL4**  
 Single phase dynamic logic structure cannot be cascaded. Because, a fundamental difficulty with dynamic circuits is the monotonicity requirement. While a dynamic gate is in evaluation, the inputs must be monotonically rising. Unfortunately, the output of a dynamic gate begins HIGH and monotonically falls LOW during evaluation. This monotonically falling output X is not a suitable input to a second dynamic gate expecting monotonically rising signals, as shown in Figure. Dynamic gates sharing the same clock cannot be directly connected. This problem is often overcome with domino logic.



**Cascaded dynamic Logic**

83. **State the advantages of transmission gates. (April / May 2017) BTL2**  
 The NMOS only pass transistor can only pass strong zero at the output where as it cannot pass strong one. Similarly, PMOS only pass transistor can only pass strong one at the output where as it cannot pass strong zero. The disadvantages of both PMOS and NMOS pass transistor are overcome by transmission gate where it is able to produce both strong one and strong zero at the output.

84. **List out the sources of static and dynamic power consumption.(Nov/Dec 2016) BTL1**  
 CMOS devices have very low static power consumption, which is the result of leakage current. But, when switching at a high frequency, dynamic power consumption can contribute significantly to overall power consumption. Charging and discharging a capacitive output load further increases this dynamic power consumption.

**PART \* B**

1. **What is meant by power dissipation? Derive an expression for static power dissipation and dynamic power dissipation with necessary diagram and expressions. (13M) (Nov/Dec 2013) / (May/June 2014) (Nov/Dec 2016) BTL5**  
**Answer: Page 2.140-2.145 –Dr.R.Uma**  
**Static Power Dissipation**-Sub-threshold conduction through OFF transistors- Tunneling current through gate oxide- Leakage through reverse biased diodes- Contention current in ratioed circuits (4M)  
**Dynamic Power Dissipation**-Capacitances-Supply Voltage-Clock Frequency (4M)  
**Short Circuit power Dissipation**-Total Power Dissipation (5M)

2.	<p><b>Explain the resistive and capacitive delay estimation of CMOS inverter circuit. (13M)</b> (May/June2013) BTL4 <b>Answer: Page 2.62-2.66- Dr.R.Uma</b></p> <p><b>RC Delay Models-ON Resistance</b> (3M) <b>Calculation of fall Delay</b> (4M) <b>Calculation of Rise Delay</b> (4M) <b>Propagation Delay</b> (2M)</p>
3.	<p><b>Find the rising and falling propagation delays of an AND- OR- INVERT gate using the Elmore delay model. (13M)</b> (Nov/Dec 2013) BTL5 <b>Answer: Page 2.72-2.74- Dr.R.Uma</b></p> <p><b>Elmore Delay model Network-</b> Single input node- All the capacitors are between a node and ground- Network does not contain any resistive loops (4M) <b>Calculation of Rise Time</b> (3M) <b>Calculation of Fall Time</b> (3M) <b>Propagation Delay</b> (3M)</p>
4.	<p><b>Design NAND gate using pseudo –nMOS Logic. (13M)</b> (Nov/Dec 2013) BTL6 <b>Answer: Page 2.107-2.111- Dr.R.Uma</b></p> <p><b>Static CMOS gates-</b> slower- input must drive both nMOS and pMOS transistors (2M) <b>Ratioed Inverter Transfer Function</b> (3M) <b>NAND gate using Pseudo nMOS logic-</b> Grounded PUN-PDN as static CMOS (5M) <b>Diagram</b> (3M)</p>
5.	<p><b>Explain the domino and dual rail domino logic families with neat diagrams. (13M)</b> (Nov/Dec 2012) BTL2 <b>Answer: Page 2.125-2.127- Dr.R.Uma</b></p> <p><b>CMOS Domino Logic-</b> Dynamic CMOS logic configuration- drawback- Monotonicity Problem(5M) <b>Properties of Domino Logic</b> - Only non-inverting logic- Very high speed- Disadvantages (3M) <b>Dual Rail Domino Logic-</b> Diagram- AND/NAND structure- XOR/XNOR structure (5M)</p>
6.	<p><b>What is transmission gate? Explain the use of transmission gate.(13M).</b> (April / May 2017) BTL2 <b>Answer: Page 2.39-2.48- Dr.R.Uma</b></p> <p><b>Transmission Gate-</b> Basic Structure-DC Characteristics of Transmission Gate (6M) <b>Application of Transmission Gate-</b> Path Selector-Implementation of D-Latch using Transmission Gate (7M)</p>
<b>PART * C</b>	
1.	<p><b>Implement the following function using CMOS</b> <math>f(A,B,C) = A'BC + AB'C + ABC'</math> (8M) <math>y = (A+B)(C+D)</math> (7M) (Nov/Dec 2013,2019) BTL6 <b>Answer: Page 2.57-2.62- Dr.R.Uma</b></p> <p>1) The PUN will consist of multiple inputs, therefore requires a circuit with multiple PMOS transistors. (2M) 2) The PDN will consist of multiple inputs, therefore requires a circuit with multiple NMOS transistors. (2M) <b>PDN Design Synthesis</b> (4M) If the PDN is conducting, then the output will be low- Boolean expression for the complemented output Y. In turn, the PDN can only be conducting if one or more of the NMOS devices are conducting and</p>

	<p>NMOS devices will be conducting (i.e., triode mode) when the inputs are high</p> <p><b>PUN Design Synthesis</b> (4M)</p> <p>If the PUN is conducting, then the output will be high- Boolean expression for the un-complemented output Y.</p> <p>In turn, the PUN can only be conducting if one or more of the PMOS devices are conducting and PMOS devices will be conducting (i.e., triode mode) when the inputs are low</p> <p><b>Diagram</b> (3M)</p>
2	<p>(i) Draw the static CMOS logic circuit for the following expression (a) <math>Y=(A.B.C.D)'</math> (b) <math>Y=(D(A+BC))'</math> (ii) Discuss in detail about the characteristics of transmission gate.(15M) (May/June 2016,2018) BTL6</p> <p><b>Answer: Page 2.57-2.62- Dr.R.Uma</b></p> <p>1)The PUN will consist of multiple inputs, therefore requires a circuit with multiple PMOS transistors. (2M)</p> <p>2)The PDN will consist of multiple inputs, therefore requires a circuit with multiple NMOS transistors. (2M)</p> <p><b>PDN Design Synthesis</b> (3M)</p> <p>1.If the PDN is conducting, then the output will be low. Thus, we must find a Boolean expression for the complemented output Y.</p> <p>In turn, the PDN can only be conducting if one or more of the NMOS devices are conducting and NMOS devices will be conducting (i.e., triode mode) when the inputs are high</p> <p><b>PUN Design Synthesis</b> (3M)</p> <p>1.If the PUN is conducting, then the output will be high. Thus, we must find a Boolean expression for the un-complemented output Y.</p> <p>In turn, the PUN can only be conducting if one or more of the PMOS devices are conducting and PMOS devices will be conducting (i.e., triode mode) when the inputs are low</p> <p><b>Diagram</b> (1M)</p> <p><b>Characteristics of Transmission Gate</b> (4M)</p>
3	<p><b>Write short notes on i) Ratioed circuits ii) Dynamic CMOS circuits. (15M) (Nov/Dec 2016,2019)</b> BTL2</p> <p><b>Answer: Page 2.107-2.124- Dr.R.Uma</b></p> <p><b>Ratioed Circuits-</b> Pseudo nMOS circuits- Ratioed Inverter transfer function- Logical effort of Pseudo nMOS gates-Advantages of Pseudo nMOS gates- Disadvantages of Pseudo-nMOS logic- Source Follower Pull up Logic-Cascade Voltage Switch Logic (CVSL)- Characteristics (8M)</p> <p><b>Dynamic CMOS Logic-</b> Properties of Dynamic Logic-Applications of Dynamic Logic (7M)</p>
4.	<p>(i) Design D-flip-flop using transmission gate. (ii) Implement a 2-bit non-inverting dynamic shift register using pass transistor logic.(15M) (Nov/Dec 2013) BTL6</p> <p><b>Answer: Page 2.39-2.48- Dr.R.Uma</b></p> <p><b>Transmission Gate-</b> Basic Structure-DC Characteristics of Transmission Gate (4M)</p> <p><b>Application of Transmission Gate-</b> Path Selector-Implementation of D-Latch using Transmission Gate (3M)</p> <p>D-Flip flop Diagram (3M)</p> <p>2 bit shift register using pass transistor logic Diagram (3M)</p>

### UNIT III – SEQUENTIAL LOGIC CIRCUITS

Static latches and Registers, Dynamic latches and Registers, Pulse Registers, Sense Amplifier Based Register, Pipelining, Schmitt Trigger, Monostable Sequential Circuits, Astable Sequential Circuits. Timing Issues : Timing Classification Of Digital System, Synchronous Design.

#### PART \* A

Q.No.	Questions
1.	<p><b>Define combinational and sequential circuit. (Nov/Dec 2019) BTL2</b>            A combinational circuit consists of logic gates whose outputs at any time are determined from the present combination of inputs. On the other hand a sequential circuit in which the output depends on previous as well as current inputs. They can be used to keep a record of what value a variable (input, output or intermediate) had in the past as well as store the current value of a variable for later use.</p>
2.	<p><b>What is sequencing element? (Nov/Dec 2019) BTL2</b>            Sequential circuits are designed with flip flops or latches, which are sometimes called memory elements that hold data called tokens. They can be used to keep record of what value (previous token) a variable had in the past as well as store the current (current token) value of a variable. They are used to ‘sequence’ data, i.e. make a large amount of data appear in a pre-determined bit by bit sequence, they are called as sequencing elements.</p>
3.	<p><b>What is sequencing overload? (April/May 2019) BTL2</b>            Sequencing elements delay tokens that arrive too early, preventing them from catching up with the previous tokens. Unfortunately, they inevitably add some delay to tokens that are already critical, decreasing the performance of the system. This extra delay is called sequencing overload.</p>
4.	<p><b>Define static and dynamic sequencing element. (April/May 2019) BTL2</b>            Sequencing element can be static or dynamic. A sequencing element with static storage employs some sort of feedback to retain its output value indefinitely. A sequencing element with dynamic storage generally maintains its value as charge on a capacitor that will leak away if not refreshed for a long period of time.</p>
5.	<p><b>Define metastability. (Nov/Dec 2018) BTL2</b>            Flip flop is a device that is susceptible to metastability. It has two well defined stable states, traditionally designated 0 and 1, but under certain conditions it can hover between them for longer than a clock cycle. This condition is known as metastability. Such a metastable “state” is considered a failure mode of the logic design and timing constraints. The most common cause of metastability is violating the flip-flop’s setup and hold times. During the time from the setup to the hold time, the input of the flip-flop should remain in a stable logic state; a change in the input in that time will have a probability of setting the flip-flop to a metastable state.</p>
6.	<p><b>Define metastable condition. (Nov/Dec 2018) BTL2</b>            In reality, when a flip flop samples as input that is changing during its aperture, the output Q may momentarily take on a voltage between 0 and VDD that is in the forbidden zone. This is called a metastable state. Eventually, the flip flop will resolve the output to a stable state of either 0 or 1.</p>
7.	<p><b>Define resolution time. (April/May 2018) BTL2</b>            If the input to a bistable device such as a flip flop changes during the aperture time, the output may take on a metastable value for some time before resolving to a stable 0 or 1. The amount of time required to resolve is unbounded, because for any finite time, t the probability that the flip flop is still metastable is nonzero. However, this probability drops off exponentially as t increases. Therefore, if we wait long enough, much longer than <math>t_{pcq}</math>, we can expect with exceedingly high probability that the flip-flop will reach a valid logic level.</p>


8.	<b>Define logic propagation delay (<math>t_{pd}</math>).</b> BTL2 Upper bound on interval between valid inputs and valid outputs.
9.	<b>Define logic contamination delay (<math>t_{cd}</math>).</b> BTL2 Lower bound on interval between invalid inputs and invalid outputs.
10.	<b>Define Latch/flip flop clock to Q propagation delay (<math>t_{pcq}</math>).</b> (April/May 2018) BTL2 $t_{PLH}$ : 50% triggering edge point of the clock pulse to 50% transition of the output from low to high. $t_{PHL}$ : 50% triggering edge point of the clock pulse to the high to low transition of the output.
11.	<b>Define Latch/flip flop clock to Q contamination delay (<math>t_{ccq}</math>).</b> BTL2 Output signal start to change after its input change and settles to the final value within a propagation delay.
12.	<b>Define Latch D to Q propagation delay (<math>t_{pdq}</math>).</b> BTL2 Assuming that the setup and hold times are met, the data at the D input is copied to the Q output after a worse case propagation delay.
13.	<b>Define Latch D to Q contamination delay (<math>t_{cdq}</math>).</b> BTL2 This delay ensures that the D input of the sequential elements is held enough after the clock edge and is not modified too soon by the new value of data coming in.
14.	<b>Define Latch/flip flop setup time (<math>t_{setup}</math>).</b> BTL2 The time before the clock edge that the D input has to be stable is called setup time.
15.	<b>Define Latch/flip flop hold time (<math>t_{hold}</math>).</b> BTL2 The time after the clock edge that the D input has remained stable is called hold time.
16.	<b>List the methods of sequencing static circuits.</b> BTL1 The three most widely used methods of sequencing static circuits <ul style="list-style-type: none"> <li>• Flip flops</li> <li>• 2-Phase transparent latches</li> <li>• Pulsed latches</li> </ul>
17.	<b>Define setup time failure or max-delay failure.</b> BTL2 If the combinational logic delay is too long, the receiving element will miss its setup time and sample the wrong value. This is called a setup time failure or max-delay failure.
18.	<b>What is called pulsed latch?</b> BTL2 The latch that has short clock to Q delay and a long hold time is called pulsed latch or single phase level triggered latch.
19.	<b>Define min-delay failure.</b> BTL2 In a sequential circuit if the hold time is large and the contamination delay is small, data can incorrectly propagate through two successive elements on one clock edge, corrupting the state of the system. This is called a race condition, hold time failure or min-delay failure.
20.	<b>Define time borrowing.</b> BTL2 The principle advantage of transparent latches over flip flops is the softer edges that allow data to propagate through the latch as soon as it arrives instead of waiting for a clock edge. Therefore, logic does not have to be divided exactly into half cycles. Some logic blocks can be longer while others are shorter, and the latch based system will tend to operate the average of the delays; a flip flop based system would operate at the longest delay. This ability of slow logic in one half-cycle to use time normally allocated to faster logic in another half-cycle is called time borrowing or cycle stealing.
21.	<b>What is clock skew?</b> BTL2 In reality clocks have some uncertainty in their arrival times that can cut into the time available for useful computation is called clock skew.



22.	<p><b>What are the different types of pipelines? BTL2</b></p> <p>Depending on the data forwarded fashion namely, when applied to new data, pipelining techniques can be classified into synchronous pipelining, asynchronous pipelining and wave pipelining. In the synchronous pipelining, new data are applied to a computational circuit in intervals determined by the maximum propagation delay of the computational circuit. In the asynchronous pipelining, new data are applied to a computational circuit in intervals determined by the average propagation delay of the computational circuit. In the wave pipelining, new data can be applied to a computational circuit in intervals determined by the difference between maximum and minimum propagation delays of the computational circuit.</p>
23.	<p><b>What are the approaches used in the design of asynchronous pipeline systems? BTL2</b></p> <p>An asynchronous design is based on the concept of modular functional blocks intercommunicating using some communication protocols. The general approaches of asynchronous pipeline systems are one way control and two way control. The one way control is also called a strobe control and the two way control scheme is generally referred to as a handshaking control.</p>
24.	<p><b>What are the important constraints for any synchronous or asynchronous pipeline systems to work properly? BTL3</b></p> <p>Regardless of which scheme is used and whether the underlying system is synchronous or asynchronous, any sequential logic must satisfy two constraints in order to work properly. These include physical timing constraint and event logical order. Physical timing constraint guarantees that each function unit and memory element has enough time to complete the specific operations. For example, in order to guarantee that the output data from a memory element is valid, the physical timing constraints, such as setup time and hold time of latches or flip flops, must always be satisfied. Event logical order means that events in the system must occur in the logical order set by the designer. In a synchronous system, this is commonly achieved by using a clock to provide a time base for determining what and when to happen. In an asynchronous system, some other schemes, such as handshaking signals or protocols are deployed.</p>
25.	<p><b>What is resettable latch? BTL2</b></p> <p>Resettable latches and flip-flops employs a control input called reset signal to enter a known initial state on startup.</p>
26.	<p><b>What are the two types of reset? BTL1</b></p> <p>The two types of reset are (i) Synchronous (ii) Asynchronous</p> <p>In synchronous reset, the flip-flop changes with synchronous control inputs and clock signal.</p> <p>In asynchronous reset, the output is independent of the synchronous input and the clock input.</p>
27.	<p><b>What is klass semi-dynamic flip-flop? BTL2</b></p> <p>Klass semi-dynamic flip-flop is a single output positive edge-triggered flip flop. It is domino-style front end allows for efficient embedded combinational logic and reduces the load on the data network.</p>
28.	<p><b>What is differential flip-flop? BTL2</b></p> <p>Differential flip-flops accept true and complementary inputs and produce true and complementary outputs. This can be built from a clocked sense amplifier so they can rapidly respond to small differential input voltages.</p>
29.	<p><b>What is TSPC? BTL2</b></p> <p>The True Single Phase Clock latch is constructed by merging CMOS Domino and CMOS NORA logic. Conventional latches require both true and complementary clock signals. Normally the complementary signals are generated with an inverter in the latch cell.</p>
30.	<p><b>What is regenerative circuit? BTL2</b></p> <p>The fundamental elements used in clock generation are called regenerative circuits which can be catalogued as astable and monostable. The astable circuit act as oscillators and can be used in on-chip</p>

	clock generation. The monostable circuit act as one-shot circuit and can be used in pulse generation. Another important regenerative circuit is the Schmitt trigger having the property of showing hysteresis in its dc characteristics.
31.	<p><b>What are the important properties of Schmitt trigger circuit? BTL3</b></p> <p>A Schmitt trigger circuit has two important properties:</p> <ul style="list-style-type: none"> <li>• It responds to a slowly changing input waveform with a fast transition time at the output.</li> <li>• Its switching threshold is variable and depends upon the direction of the transition (low to high or high to low). The main advantage of this property is the Schmitt trigger is turn a noisy or slowly varying input signal into a clean digital output signal.</li> </ul>
32.	<p><b>Define monostable circuit. BTL2</b></p> <p>A monostable circuit is a circuit that generates a pulse of predetermined width every time the quiescent circuit is triggered by a pulse or transition event. It is called monostable because it has only one stable state. A trigger event, which is either a signal transition or a pulse, causes the circuit to go temporarily into another quasi-stable state. This means that it eventually returns to its original state after a time period determined by the circuit parameters. This circuit, also called a one shot, is useful in generating pulses of a known length.</p>
33.	<p><b>Define astable circuit. BTL2</b></p> <p>An astable circuit has no stable states. The output oscillates back and forth between two quasi-stable states, with a period determined by the circuit topology and parameters. One of the main applications of oscillators is the on-chip generation of clock signals. The ring oscillator is a simple example of an astable circuit.</p>
34.	<p><b>How memory classified based on the type of data access? BTL4</b></p> <p>The semiconductor memory can be classified in terms of the type of data access and the capability of information retention. According to the type of data access, semiconductor memory can be subdivided into serial access, content addressable, and random access. The data in serial-access memory can only be accessed in a predetermined order and mainly contains shift registers and queues. Content addressable memory (CAM) is a device capable of parallel search; namely, it behaves like a lookup table in which all entries can be searched in parallel. Random access memory (RAM) is a memory device where any word can be accessed at random at any time. The random access memory can be further categorized into read/write memory and read-only memory.</p>
35.	<p><b>How memory classified based on the capability of information retention? BTL4</b></p> <p>According to the capability of information retention, semiconductor memory may also be cast into volatile and non-volatile memories. The volatile memory, such as static RAM and dynamic RAM, will lose its information once the power supply is interrupted while the non-volatile memory, such as the ROM family, ferroelectric RAM (FRAM) and magneto resistance RAM (MRAM), still retain their information even when the power supply is removed.</p>
36.	<p><b>What is serial access memory? BTL2</b></p> <p>Serial access memory mainly contains shift registers and queues. The former can be further subdivided into serial in parallel out and parallel in serial in, while the later contains first in first out and first in last out. A FIFO is generally called a queue or a buffer and a FILO is referred to as a stack.</p>
37.	<p><b>What is RAM? BTL2</b></p> <p>Random Access memory (RAM) is a memory device in which any word can be accessed at random in a constant time. The random access memory can be classified into read/write memory and read only memory. Read/write memory can be further subdivided into two types: static RAMs (SRAMs) and Dynamic RAMs(DRAMs). SRAM is mainly used as the main memory for those computer systems needing a small memory capacity, and as the cache memory for large computer systems, such as desktop computers and servers. DRAM is used as the main memory for those computer</p>

	systems requiring a large memory capacity.
38.	<b>What is SRAM? BTL2</b> The SRAM cell consists of a bi stable device accompanied with two access transistors and thus stores its information in a form of circuit state.
39.	<b>What is DRAM? BTL2</b> The DRAM cell comprises an access transistor and a capacitor, and retains information in the form of charge. Due to the leakage current of the access transistor, the capacitor in a DRAM cell is gradually losing its charge and eventually its information. To remedy this, a DRAM cell must be read and rewritten periodically, even when the cell is not accessed. This process is known as refresh.
40.	<b>What is CAM? BTL2</b> Content Addressable memory (CAM) is a device with the capability of parallel search; namely, it behaves like a lookup table in which all entries can be searched in parallel. A CAM cell is fundamentally a SRAM cell to store information with the addition of some extra circuits to facilitate the operation of parallel interrogation and indicate the result. CAM proceeds the reverse operation of SRAM; namely, it receives as an input data and output a matched address when the data matches one in the CAM.
41.	<b>What is sequential search in CAM? BTL2</b> One approach is to search the table in a way such that the keyword is compared against tags in the table one by one. Such an approach is called a sequential search and is the usual way performed in most computer systems using a software algorithm as the unsorted data are stored in the table. Of course, this sequential search can also be realized with a RAM and a finite machine without the use of a more powerful microprocessor.
42.	<b>What is parallel search in CAM? BTL2</b> The other approach is to compare the keyword with all tags in the table at the same time. This results in a concept and technique known as a parallel search. To facilitate such a capability, a special hardware is needed. The table is composed of two parts: a tag part and a data item part. Both parts are a kind of memory array. However, the tag part needs the capability of a parallel search whereas the data item part does not. The data item part simply outputs a data item whenever its associated tag matches the keyword. A memory array capable of a parallel search is referred to as a content-addressable memory (CAM). It is also called associative memory because the data associated with a tag is referenced whenever the stored tag matches the interrogating keyword.
43.	<b>What is synchronizers? (May/June 2014, May/June 2013)BTL2</b> A synchronizer is a circuit that accepts an input that can change at arbitrary times and produces an output aligned to the synchronizer's clock. Because the input can change during the synchronizer's aperture, the synchronizer has a non zero probability of producing a metastable output.
44.	<b>What is arbiter? BTL2</b> An arbiter is a circuit designed to determine which of several signals arrive first. Arbiters are used in asynchronous circuits to order computational activities for shared resources to prevent concurrent incorrect operations.
45.	<b>What is Arbitration? BTL2</b> A closely related problem for synchronization is arbitration. Arbitration is necessary when two or more modules would like exclusive access to a shared resource.
46.	<b>What is synchronous interconnect? BTL2</b> A synchronous signal is one that has the exactly same frequency as a local clock, and maintains fixed phase offset to that clock.
47.	<b>What is mesochronous interconnect? BTL2</b> A mesochronous signal is one that has the exactly same frequency as a local clock, and maintains unknown phase offset to that clock.

48.	<p><b>What is plesiochronous interconnect? BTL2</b></p> <p>A plesiochronous signal is one that has almost the same frequency as a local clock, resulting in slowly drifting phase offset to that clock.</p>
49.	<p><b>What is asynchronous interconnect? BTL2</b></p> <p>An asynchronous interconnect is one that can have transition arbitrarily at any time and it is independent of local clock.</p>
50.	<p><b>What is clock jitter? BTL2</b></p> <p>Clock jitter refers to the temporal variation of the clock period at a given point- that is, the clock period can reduce or expand on a cycle-by-cycle basis. It is strictly a temporal uncertainty measure and is often specified at a given point on the chip.</p>
51.	<p><b>How is a latch different from a register? (Nov/Dec 2014) BTL4</b></p> <p>A latch is level sensitive circuit that passes the D input to the Q output when the clock signal is high. Contrary to level sensitive latches, edge triggered registers only sample the input on a clock transition, that is 0→1 for a positive edge triggered register and 1→0 for a negative edge triggered register.</p>
52.	<p><b>Draw the switch level schematic of multiplexer based nMOS latch using nMOS only pass transistors for multiplexers. (May/June 2016) BTL3</b></p>  <p>(a) Schematic diagram</p>
53.	<p><b>What is clocked CMOS Register? (May/June 2016) BTL2</b></p> <p><b>Clocked CMOS Register</b></p>  <p>Figure shows an ingenious positive edge-triggered register, based on a master-slave concept insensitive to clock overlap. This circuit is called the C2MOS (Clocked CMOS) register. The overall circuit operates as a positive edge-triggered master-slave register very similar to the transmission gate based register. However, there is an important difference: A C2MOS register with CLKCLK' clocking is insensitive to overlap, as long as the rise and fall times of the clock edges are sufficiently small.</p>
54.	<p><b>What is meant by pipelining? ( April / May 2017) BTL2</b></p> <p>Pipelining allows different functional units of a system to run concurrently. Pipelining cannot decrease the processing time required for a single task. The advantage of pipelining is that it increases the throughput of the system when processing a stream of tasks.</p>
55.	<p><b>Compare and contrast synchronous design and asynchronous design. (April / May 2017) BTL4</b></p>


	Asynchronous design	Synchronous Design
	Clock pulse is given to first circuit and the output of first circuit acts as a clock to the next and so on.	Simultaneous clock pulse is given to all the circuits.
	Slow as compare to synchronous circuits	Fast as compare to asynchronous circuits.
	Circuit is simple as compared to synchronous circuits.	Additional combinational circuit is required for its designing. This circuit becomes complex.
<b>PART * B</b>		
1.	<p><b>Elaborate on the differences between latches and registers with necessary timing diagrams. (13M) (Nov/Dec2016) BTL4</b>  <b>Answer: Page 3.5-3.16 –Dr.R.Uma</b>  <b>Sequencing Methods-</b> Flip Flops-Transparent Latches- Pulsed Latches (3M)  <b>Max Delay Constraints-</b> Flip flop max delay constraint- Two phase latch max delay constraint- Pulsed latch max delay constraint (4M)  <b>Min Delay constraints-</b> Flip flop latch min delay constraint- Two phase latch min delay constraint- Pulsed latch min delay constraint (4M)  <b>Diagram</b> (2M)</p>	
2.	<p><b>Explain the NORA-CMOS logic style for pipelined structures. Is this topology race free? (13M) (Nov/Dec 2016) BTL2</b>  <b>Answer: Page 3.31-3.34-Dr.R.Uma</b>  C<sup>2</sup>MOS based pipelined circuit is race free as long as all the logic function between the latches are non-inverting. Each module consists of a block of combinational logic that can be a mixture of static and dynamic logic followed by a C<sup>2</sup>MOS latch. (6M)  <b>Operation modes for NORA logic modules</b> (7M)</p>	
3.	<p><b>Explain the methodology of sequential circuit design of latches and flip-flops. (13M) (May/June 2014) BTL2</b>  <b>Answer: Page 3.16-3.25-Dr.R.Uma</b>  Conventional Latches and Flip flops (2M)  Pulsed Latches (2M)  Resettable Latches and Flip flops (1M)  Enabled Latches and Flip flops (2M)  Klass Semi-dynamic Flip flop (2M)  Differential Flip flops (2M)  True Single Phase Clock (TSPC) Latches and Flip flops (2M)</p>	
4.	<p><b>Discuss the operation of a pipeline concepts used in sequential circuits. (13M) (May/June 2013) (Apr/May 2016) (NOV/DEC 2017) BTL4</b>  <b>Answer: Page 3.25-3.34-Dr.R.Uma</b>  Pipelining Concept (2M)  Types of Pipelining (1M)  Synchronous pipelining (2M)  Asynchronous Pipelining (2M)  Wave pipelining (2M)  Latch versus Register based pipeline (2M)  NORA-CMOS –A logic style for Pipelined Structures (2M)</p>	

5.	<p><b>Explain the operation of master slave based edge triggered register. (13M) (May/June 2016) BTL2</b></p> <p><b>Answer: Page 3.17-3.18- Dr.R.Uma</b></p> <p>Master Latch- First one followed by Slave Latch-Nine inverters- Four Transmission Gates-Master latch is Transparent (7M)</p> <p>Slave Latch – Enabled – Update its state-negative edge triggered flip flop. (6M)</p>
6.	<p><b>Explain the memory architecture. (13M) BTL2</b></p> <p><b>Answer: Page 3.38-3.59-Dr.R.Uma</b></p> <p>Memory- Memory Classification-Types of Data Access-Memory Organization-Memory Access Timing (3M)</p> <p>Static Random Access Memory- Basic RAM Cell Structures- Low Power SRAM Cells- Operation of SRAM- Dynamic Random Access Memory-Cell Structure- 3T RAM Cell-1T RAM Cell- Structures of DRAM Memory Array (6M)</p> <p>Read Only Memory- Active Programming ROM (2M)</p> <p>Content Addressable Memory- Operation of CAM- CAM Organization-CAM Cells (2M)</p>
7.	<p><b>Explain the memory control circuits. (13M) BTL2</b></p> <p><b>Answer: Page 3.44-3.59-Dr.R.Uma</b></p> <p>Read Cycle Analysis- Write Cycle Analysis- Word Line RC Time Constant (3+3)M</p> <p>Read Only Memory- Active Programming ROM (4M)</p> <p>Content Addressable Memory- Operation of CAM- CAM Organization-CAM Cells (3M)</p>
8.	<p><b>Explain synchronizers in detail. (13M) BTL2</b></p> <p><b>Answer: Page 3.59-3.63-Dr.R.Uma</b></p> <p>Synchronizer- A simple Synchronizer-Basic structure-Common synchronizer mistakes (7M)</p> <p>Arbiter- Mutually Exclusive element- arbitration (6M)</p>
<b>PART * C</b>	
1.	<p><b>(Explain the timing basics and clock distribution techniques in synchronous design in detail. (15M) (Nov/Dec 2017,2019) BTL4</b></p> <p><b>Answer: Page 3.34-3.38-Dr.R.Uma</b></p> <p>The Schmitt Circuit-Circuit- Timing diagram (4M)</p> <p>CMOS implementation of Schmitt Trigger (3M)</p> <p>Monostable Sequential circuits- Astable Circuits (3+3M)</p>
2.	<p><b>(a)Explain the operation of true single phase clocked register</b></p> <p><b>(b)Draw and explain the operation of conventional, pulsed and resettable latches. (15M) (April/May 2017,2019)BTL2</b></p> <p><b>Answer: Page 3.16-3.24- Dr.R.Uma</b></p> <p>Conventional Latches and Flip flops- Pulsed Latches – Resettable Latches and Flip flop (8M)</p> <p>True Single Phase Clocked Register- Non- overlapping Clocks- single external Clock- Timing Diagram- TSPC Dynamic D flip flops (7M)</p>
3.	<p><b>Explain the concept of timing issue and pipelining. (15M) (April/May 2017,2018)BTL4</b></p> <p><b>Answer: Page 3.25-3.30-Dr.R.Uma</b></p> <p>Pipelining- Types of Pipelines-Synchronous Pipelining (10M)</p> <p>Asynchronous Pipelining-Source initiated transfer- Ready- Data valid- Data acceptance-Acknowledge- Destination initiated Transfer- Request- Data Valid- Data Acceptance- Acknowledge (5M)</p> <p>Wave Pipelining (5M)</p>

<b>UNIT IV – DESIGN OF ARITHMETIC BUILDING BLOCKS AND SUBSYSTEM</b>	
Arithmetic Building Blocks: Data Paths, Adders, Multipliers, Shifters, ALUs, power and speed tradeoffs, Case Study: Design as a tradeoff. Designing Memory and Array structures: Memory Architectures and Building Blocks, Memory Core, Memory Peripheral Circuitry.	
<b>PART * A</b>	
Q.No.	Questions
1.	<p><b>What is datapath? (Nov/Dec 2019) BTL2</b></p> <p>A datapath is the data processing section of a processor. It consists of several multiple-bit data path elements or operators such as arithmetic units (adder, multiplier, shifter, comparator) or logical operators (AND, OR, NAND) arranged horizontally and connected with buses. Control signals connect to the datapath at the top and bottom.</p>
2.	<p><b>What are the advantages of datapath operator? (Nov/Dec 2019) BTL2</b></p> <p>The advantage of datapath operators are:</p> <ul style="list-style-type: none"> <li>• To implement the logic function using n-identical circuits.</li> <li>• Data may be arranged to flow in one direction, while any control signals are introduced in the orthogonal direction to the data flow.</li> </ul>
3.	<p><b>What is bit slice operation? (April/May 2019) BTL2</b></p> <p>Bit slicing is a technique for constructing a particular word length of block from modules of smaller bit width. Each of these components processes one bit field or “slice” of an operand. The grouped processing components would then have the capability to process the chosen full word-length.</p>
4.	<p><b>What are the advantages of full adder design using static CMOS? (April/May 2019) BTL2</b></p> <p>The primary advantages of this static CMOS full adder are:</p> <ul style="list-style-type: none"> <li>• It has full swing outputs that increase noise margin and reliability.</li> <li>• It functions well at low power supply voltages because it does not have threshold loss problem.</li> <li>• The adder can be manufactured by a basic conventional CMOS process with some mobility loss.</li> </ul>
5.	<p><b>What are the disadvantages of full adder design using static CMOS? (Nov/Dec 2018) BTL2</b></p> <p>The major shortfalls associated with the static CMOS full adder are:</p> <ul style="list-style-type: none"> <li>• Large PMOS transistor in pull up network result in high input capacitances, which cause high delay and dynamic power.</li> <li>• The critical path delay of SUM sub-circuit depends on the signal statistics of CARRY sub-block and inverter delay. Therefore the propagation delay is high in the static CMOS full adder realization.</li> <li>• The intrinsic load capacitance of the CARRY signal is high which is contributed by the gates capacitances C1, C2, C3, C4, C5 and C6, diffusion capacitances in stage 1 and stage 2 and wiring capacitance.</li> <li>• This adder realization consumes a large area and it could possible to fabricate in twin-tub CMOS process to avoid mobility degradation and latch up condition.</li> </ul>
6.	<p><b>Define Logical optimization. (Nov/Dec 2018) BTL2</b></p> <p>Logical optimization can be achieved by transforming one logic circuit to another that is functionally equivalent. Logical optimization techniques use logical restricting rules to transform on network to</p>

another that I functionally equivalent to produce effective power optimization for reduced supply voltages.

**Draw the truth table of a binary full adder and write the expressions for sum and carry output. (April/May 2018) BTL3**



A	B	$C_i$	S	$C_o$	Carry status
0	0	0	0	0	delete
0	0	1	1	0	delete
0	1	0	1	0	propagate
0	1	1	0	1	propagate
1	0	0	1	0	propagate
1	0	1	0	1	propagate
1	1	0	0	1	generate
1	1	1	1	1	generate

$$S = A \oplus B \oplus C_i$$

$$= A\bar{B}\bar{C}_i + \bar{A}B\bar{C}_i + \bar{A}\bar{B}C_i + ABC_i$$

$$C_o = AB + BC_i + AC_i$$

**Write the expressions for the intermediate signals: generate, delete and propagate for a binary adder and express sum and carry out in terms of the above. (April/May 2018) BTL5**

$$\text{Generate (G)} = AB$$


$$\text{Propagate (P)} = A \oplus B$$

$$\text{Delete} = \bar{A}\bar{B}$$

$$C_o(G, P) = G + PC_i$$

$$S(G, P) = P \oplus C_i$$

**Draw the topology of a four bit ripple carry adder. BTL3**



**What is the worst case propagation delay in an N bit ripple carry adder? BTL2**

$$t_{adder} = (N-1)t_{carry} + t_{sum}$$



**What are the main stages of an array multiplier? BTL1**

The main stages of an array multiplier are: partial product generation, partial product accumulation and final addition.


**What is meant by clustered voltage-scaling? BTL2**

Clustered voltage-scaling is a method of distributing a wide range of supply voltages inside a block. In this technique, each path starts with the high supply voltage and switches to the low supply when delay slack is available.



13.	<p>Write the inverting property associated with a full adder. BTL3</p>  $\bar{S}(A, B, C_i) = S(\bar{A}, \bar{B}, \bar{C}_i)$ $\bar{C}_o(A, B, C_i) = C_o(\bar{A}, \bar{B}, \bar{C}_i)$																		
14.	<p>Illustrate binary multiplication using a simple example. Specify the bit size of the inputs and the partial products. BTL3</p> 																		
15.	<p>What is booth's recoding? Draw a partial product selection table for the same. BTL2</p> <p>Booth's recoding reduces the number of partial products to at most half. It ensures that for every two consecutive bits at most one bit will be 1 or -1. Reducing the number of partial products is equivalent to reduce the number of additions, which leads to a speedup as well as an area reduction.</p> <p><b>Partial Product Selection Table</b></p> <table border="1" data-bbox="272 1176 974 1554"> <thead> <tr> <th>Multiplier Bits</th> <th>Recoded Bits</th> </tr> </thead> <tbody> <tr> <td>000</td> <td>0</td> </tr> <tr> <td>001</td> <td>+Multiplicand</td> </tr> <tr> <td>010</td> <td>+Multiplicand</td> </tr> <tr> <td>011</td> <td>+2xMultiplicand</td> </tr> <tr> <td>100</td> <td>-2xMultiplicand</td> </tr> <tr> <td>101</td> <td>-Multiplicand</td> </tr> <tr> <td>110</td> <td>-Multiplicand</td> </tr> <tr> <td>111</td> <td>0</td> </tr> </tbody> </table>	Multiplier Bits	Recoded Bits	000	0	001	+Multiplicand	010	+Multiplicand	011	+2xMultiplicand	100	-2xMultiplicand	101	-Multiplicand	110	-Multiplicand	111	0
Multiplier Bits	Recoded Bits																		
000	0																		
001	+Multiplicand																		
010	+Multiplicand																		
011	+2xMultiplicand																		
100	-2xMultiplicand																		
101	-Multiplicand																		
110	-Multiplicand																		
111	0																		
16.	<p>What is the necessity of a level converter? Draw a simple circuit of the same. BTL3</p> <p>When combining multiple supply voltages on a die, level converters are required whenever module at the lower power supply has to drive a gate at the higher voltage. If a gate supplied by VDDL drives agate at VDDH, the PMOS transistor never turns off, resulting in static current and reduced output swing. A level conversion performed at the boundaries of supply voltage domains prevents these problems.</p>																		
17.	<p>What method is adopted to reduce power in idle mode? BTL4</p> <p>A common method to reduce power in idle mode is clock gating. In this method, the main clock connection to a module is turned off (or gated) whenever the block is idle. However clock gating</p>																		

	does not reduce leakage current in idle module.												
18.	<p><b>List the different considerations for designing a Ripple carry adder. BTL1</b></p> <ul style="list-style-type: none"> <li>• Propagation delay of ripple carry adder is linearly proportional to N.</li> <li>• It is important to optimize t<sub>carry</sub> than t<sub>sum</sub>.</li> <li>• Inverting all i/ps to a full adder results in inverted values for all o/ps.</li> </ul>												
19.	<p><b>What are the draw backs of a static adder circuit? BTL1</b></p> <ul style="list-style-type: none"> <li>• Consumes large area.</li> <li>• Circuit is slow.</li> </ul>												
20.	<p><b>What is the advantage of Dynamic Supply Voltage Scaling (DVS)? BTL2</b></p> <p>Lowering the clock frequency when executing the reduced workloads reduces the power but does not save energy- every operation is still executed at the high voltage level. However if both supply voltage and frequency are reduced simultaneously, the energy is reduced. In order to maintain the required throughput for high workloads and minimize energy for low workloads, both supply and frequency must be dynamically varied according to the requirements application that is currently being executed. This technique is called Dynamic Supply Voltage Scaling (DVS).</p>												
21.	<p><b>Draw the circuit of one bit programmable shifter. BTL3</b></p>												
22.	<p><b>Tabulate various power minimization techniques in datapath structures. BTL4</b></p> <table border="1"> <thead> <tr> <th></th> <th>Design Time</th> <th>Sleep Mode</th> <th>Run Time</th> </tr> </thead> <tbody> <tr> <td>Active Transistors</td> <td>Lower V<sub>DD</sub>, Multi V<sub>DD</sub> Transistor Sizing Logic Optimization</td> <td>Clock Gating</td> <td>Dynamic Voltage Scaling</td> </tr> <tr> <td>Leakage Transistors</td> <td>Multi V<sub>th</sub></td> <td>Sleep transistors</td> <td>Variable V<sub>th</sub></td> </tr> </tbody> </table>		Design Time	Sleep Mode	Run Time	Active Transistors	Lower V <sub>DD</sub> , Multi V <sub>DD</sub> Transistor Sizing Logic Optimization	Clock Gating	Dynamic Voltage Scaling	Leakage Transistors	Multi V <sub>th</sub>	Sleep transistors	Variable V <sub>th</sub>
	Design Time	Sleep Mode	Run Time										
Active Transistors	Lower V <sub>DD</sub> , Multi V <sub>DD</sub> Transistor Sizing Logic Optimization	Clock Gating	Dynamic Voltage Scaling										
Leakage Transistors	Multi V <sub>th</sub>	Sleep transistors	Variable V <sub>th</sub>										
23.	<p><b>Draw the energy/operation versus throughput curve for constant and variable supply voltage operation. BTL4</b></p> <p style="text-align: center;"><b>Energy/Operation Versus Throughput</b></p>												

24.	<p><b>What are the parts of a DVS system? BTL3</b></p> <p>A practical implementation of the DVS system consists of the following:</p> <ul style="list-style-type: none"> <li>• A processor that operate at a wide variety of supply voltages.</li> <li>• A power regulation loop that sets the minimum voltage necessary for operation at a desired frequency</li> <li>• An operating system that calculates the desired frequencies to meet required throughputs and task completion deadlines.</li> </ul>
25.	<p><b>Illustrate threshold voltage control in an inverter. BTL4</b></p> <p>Substrate bias is the control knob that allows us to vary the threshold voltages dynamically. In order to do so, we have to operate the transistors as four- terminal devices. Variable threshold voltage scheme can accomplish a variety of goals:</p> <ul style="list-style-type: none"> <li>• It can lower the leakage in standby mode</li> <li>• It can compensate for threshold voltage variations across the chip during normal operation of the circuit</li> <li>• It can throttle the throughput of the circuit to lower both the active and leakage power based on performance requirements</li> </ul>
26	<p><b>What is the total time delay for a ripple carry Adder? BTL2</b></p> <p><math>T_{adder} = (N-1) t_{carry} + t_{sum}</math>.</p>
27	<p><b>Write down the Expression for the total propagation delay in an n bit carry bypass Adder. BTL2</b></p> <p><math>T_p = t_{set up} + M t_{carry} + (N/M-1) t_{bypass} + M t_{carry} + t_{sum}</math>.</p>
28.	<p><b>Why is static adder circuit slow? BTL2</b></p> <p>A static adder ckt is slow as,</p> <ul style="list-style-type: none"> <li>• Long chains of series PMOS transistors are present in both carry &amp; Sum generation circuit.</li> <li>• Intrinsic load capacitance of the Co signal is large &amp; consists of 2 diffusion &amp; 6 gate capacitances plus the wiring g capacitances.</li> <li>• Carry generation ckt requires 2 inverting stages per bit.</li> <li>• Sum generation ckt requires an extra logic stage</li> </ul>
29.	<p><b>Draw the structure of a sleep transistor.BTL4</b></p> 
30.	<p><b>What is the advantage of Dynamic adder design? BTL2</b></p> <p>Reduced capacitance of dynamic circuitry results in substantial speed up over static implementation.</p>
31.	<p><b>Determine propagation delay of n-bit carry select adder. (May/June 2016) BTL3</b></p> <p><math>t_{add} = t_{setup} + M t_{carry} + (N / M) t_{max} + t_{sum}</math></p> <p>where <math>t_{setup}, t_{sum}, t_{max}</math> are fixed delays. N and M represents the total number of bits and no.of bits per stage respectively. <math>t_{carry}</math> is the delay of carry through a single full adder cell.</p>

32.	<p><b>Give the application of high speed adder. (April / May 2017). BTL4</b>          High speed Adders will reduce the hardware complexity and make justice with Speed Power, Area and Accuracy metrics. Adders are one of the key components in arithmetic circuits. Approximation can increase performance or reduce power consumption with a simplified or inaccurate circuit in application contexts where strict requirements are relaxed. The potential application is in the DSP application for portable devices such as cell phones and laptops.</p>
33.	<p><b>Draw a bit sliced datapath organization / What is meant by bit-sliced data path organization? List out the components of data path. (April / May 2017). BTL2</b>          Datapaths are often arranged in bit sliced organization instead of operating on single-bit digital signals. The data in a processor are arranged in a word based fashion. A 32 bit processor operates as data words that are 32bits word wide. This is reflected in the organization of datapath. Since the same operation frequently has to be performed on each bit of the data word, the datapaths consist of 32 bit slices, each operating on single bit, hence the term bit-sliced.</p> 
34.	<p><b>Write the principle of any one fast multiplier? (Nov/Dec 2016) BTL2</b>          Booth multiplier is a radix -4 multiplication scheme , which examines 3 bits of the multiplicand at a time to determine whether to add 0,1,-1,2,-2 of that rank of the multiplicand.</p>
35.	<p><b>Define throughput. BTL2</b>          A metric called throughput is often used as a measure of the utilization of a microprocessor system. The throughput is the number of operations for the number of instructions performed over a unit period of time. The throughput is typically described in terms of either millions of operations per second or million of instructions per second.</p>
<b>PART * B</b>	
1.	<p><b>Explain the concept of a carry look ahead adder with neat diagram.(13M)(May/June 2014,2016) (Nov/Dec 2016,2019) BTL3</b>  <b>Answer: Page 4.25-4.28-Dr.R.Uma</b>          Carry Look ahead Adder- Cicut-carry look ahead generator (4M)          Definition of carry generate and carry propagate (5M)          Manchester carry style- static circuit- dynamic circuit (4M)</p>
2.	<p><b>Discuss the details about power and speed trade off.(13M) (April/May 2017,2018) BTL2</b>  <b>Answer: Page 4.56-4.71-Dr.R.Uma</b>  <b>Optimization during Enable time- Optimization of targeted dissipation source (3M)</b>  <b>Design time power Reduction Techniques (8M)</b>          Reducing supply voltage-Logical Optimization- Architectural optimization-power Reduction using pipelining-Multiple Supply Voltage- Module level voltage reduction- Multiple threshold circuits- Reducing switching capacitance through transistor sizing-Reducing switching activity by resource allocation- Reducing glitching through path balancing- Multiple supply voltage  <b>Run time power Management (2M)</b>          Dynamic supply voltage Scaling-Variable threshold CMOS (VTCMOS)</p>

3.	<p><b>Explain the concept of a high speed adder.(13M) (Nov/Dec 2016,2019) (May/June 2016)BTL2</b>  <b>Answer: Page 4.15-4.34-Dr.R.Uma</b></p> <p>Binary Adder- Logic Design consideration-Ripple carry Adder (3M)            Carry Bypass Adder-Delay Calculation- Advantages of CByA- Disadvantages of CByA (4M)            Carry Skip Adder- Delay Calculation- Advantages of CSA-Disadvantages of CSA (3M)            Carry Select Adder- Delay Calculation- Advantages of CSelA- Disadvantages of CSelA (3M)</p>
4.	<p><b>Explain the structure of a Barrel Shifter.(13M) (April/May 2015,2018, Nov/Dec 2015,2018)</b>  <b>BTL2</b>  <b>Answer: Page 4.51- 4.56- Dr.R.Uma</b></p> <p>Shift and Rotate Operation- (4M)            4 bit rotate right network (3M)            4 bit rotate left network (3M)            Barrel shifter working operation (3M)</p>
5.	<p><b>Design a divider circuit and write down its working function and discuss their features.(13M)</b>  <b>BTL5</b></p> <p>Restoring Division-Algorithm for restoring Division (3M)            Block diagram for 4 bit binary divider restoring divider (2M)            Cycles of operation (2M)            Non restoring Division- Algorithm for Non restoring Division (3M)            Block Diagram for non-restoring division algorithm (2M)            Cycles of Operation (1M)</p>
<b>PART * C</b>	
1.	<p><b>Design a 4 X 4 array multiplier and write down the equation for delay.(15M) (May/June 2016,2018) BTL6</b>  <b>Answer: Page 4.35-4.38-Dr.R.Uma</b></p> <p>Multiplier- Parallel array multiplier design- Basic Principles of Multiplication (4M)            Unsigned 4x4 array multiplier using RCAs (4M)            Unsigned 4x4 array multiplier using CSAs (4M)            Delay Calculation (3M)</p>
2.	<p><b>Explain the operation of booth multiplication with suitable examples? Justify how booth algorithms speed up the multiplication process. (15M) (Nov/Dec 2016,2019) BTL2</b>  <b>Answer: Page 4.41-4.43- Dr.R.Uma</b></p> <p>Booth Multiplier Concepts (4M)            Actions during booth Multiplication (4M)            Structure of Booth Multiplier (3M)            Justification for speed up process (4M)</p>
3.	<p><b>Explain the concept of modified booth multiplier with suitable example. (15M)(April/May 2017,2018)BTL2</b>  <b>Answer: Page 4.41-4.43- Dr.R.Uma</b></p> <p>Booth Multiplier Concepts (4M)            Actions during booth Multiplication (4M)            Structure of Booth Multiplier (3M)            Justification for speed up process (4M)</p>

**UNIT V – IMPLEMENTATION STRATEGIES AND TESTING**

FPGA Building Block Architectures, FPGA Interconnect Routing Procedures. Design for Testability: Ad Hoc Testing, Scan Design, BIST, IDDQ Testing, Design for Manufacturability, Boundary Scan.

**PART \* A**

Q.No.	Questions								
1.	<p><b>What is an FPGA? (Nov/Dec 2014,2019) BTL2</b>            FPGA is Field Programmable Gate Array that consists of an array of anywhere from 64 to 1000s of logic gate groups that are sometimes called configurable logic blocks.</p>								
2.	<p><b>What is SOG? (Nov/Dec 2019) BTL2</b>            A channelless gate-array is called sea-of-gates (SOG) array. The core area of the die is completely filled with an array of base cells (the base array).</p>								
3.	<p><b>Compare FPGA and CPLD? (April/May 2019) BTL4</b>  <b>CPLD's</b> have a much higher capacity than simple PLDs, permitting more complex logic circuits to be programmed into them. A typical CPLD is equivalent of from 2 to 64 simple PLDs. The development of these devices followed simple PLD as advances in technology permitted higher density chips to be implemented. There are several forms of CPLD, which vary in complexity and programming capability. CPLDs typically come in 44 to 160 pin packages depending on the complexity.  <b>FPGA</b> are different from simple PLDs and CPLDs in their internal organization and have the greatest logic capacity. FPGAs are consists of an array of anywhere from 64 to 1000s of logic gate groups that are sometimes called logic blocks. Two basic classes of FPGAs are fine grained and course grained .The course grained FPGA has large logic blocks and fine grained FPGAs has much smaller logic blocks. FPGAs are come in packages up to 1000 pins or more.</p>								
4.	<p><b>Differentiate CBIC &amp; Gate array logic? (April/May 2019) BTL4</b></p> <table border="1"> <thead> <tr> <th align="center">CBIC</th> <th align="center">Gate array logic</th> </tr> </thead> <tbody> <tr> <td>Cell-based IC uses predesigned logic cells (AND gates, OR gates, multiplexers, and flip-flops, for example)</td> <td>In a gate array (GA) or gate-array-based ASIC the transistors are predefined on the silicon wafer.</td> </tr> <tr> <td>CBIC means a standard-cell-based ASIC</td> <td>it is often called a masked gate array (MGA).</td> </tr> <tr> <td>The standard-cell areas in a CBIC are built of rows of standard cells. The standard-cell areas may be used in combination with larger predesigned cells, known as megacells.</td> <td>The logic cells in a gate-array library are often called macros.</td> </tr> </tbody> </table>	CBIC	Gate array logic	Cell-based IC uses predesigned logic cells (AND gates, OR gates, multiplexers, and flip-flops, for example)	In a gate array (GA) or gate-array-based ASIC the transistors are predefined on the silicon wafer.	CBIC means a standard-cell-based ASIC	it is often called a masked gate array (MGA).	The standard-cell areas in a CBIC are built of rows of standard cells. The standard-cell areas may be used in combination with larger predesigned cells, known as megacells.	The logic cells in a gate-array library are often called macros.
CBIC	Gate array logic								
Cell-based IC uses predesigned logic cells (AND gates, OR gates, multiplexers, and flip-flops, for example)	In a gate array (GA) or gate-array-based ASIC the transistors are predefined on the silicon wafer.								
CBIC means a standard-cell-based ASIC	it is often called a masked gate array (MGA).								
The standard-cell areas in a CBIC are built of rows of standard cells. The standard-cell areas may be used in combination with larger predesigned cells, known as megacells.	The logic cells in a gate-array library are often called macros.								
5.	<p><b>List out three main parts of FPGA &amp; what is PMS? (Nov/Dec 2018) BTL1</b></p> <ul style="list-style-type: none"> <li>• CLB-Configurable Logic Block</li> <li>• IOB-Input Output Block</li> <li>• PMS-Programmable Switch Matrix</li> </ul>								
6.	<p><b>List the types of ASIC?/ State the different types of ASICs. (May/June 2014) (Nov/Dec 2018) BTL1</b></p> <ul style="list-style-type: none"> <li>• Full-Custom ASICs</li> <li>• Semicustom ASICs :             <ul style="list-style-type: none"> <li>– Standard-Cell-Based ASICs</li> </ul> </li> </ul>								

	<ul style="list-style-type: none"> <li>– Gate-Array–Based ASICs <ul style="list-style-type: none"> <li>• Channeled Gate Array</li> <li>• Channelless Gate Array</li> <li>• Structured Gate Array</li> </ul> </li> </ul> <p>Programmable ASICs , for which all of the logic cells are predesigned and none of the mask layers are customized.</p> <ul style="list-style-type: none"> <li>– Programmable Logic Devices <ul style="list-style-type: none"> <li>• – Field-Programmable Gate Arrays</li> </ul> </li> </ul>														
7.	<p><b>What is Full custom ASIC?/What are the features of full custom ASIC? (April/May 2015,2018) (May/June 2016) BTL2</b></p> <p>To modify according to a customer's individual requirements, All mask layers are customized in a full custom ASIC</p> <ul style="list-style-type: none"> <li>• Generally, the designer lays out all cells by hand</li> <li>• Some automatic placement and routing may be done</li> <li>• Critical (timing) paths are usually laid out completely by hand</li> </ul> <p>Full-custom design offers the highest performance and lowest part cost (smallest die size) for a given design. The manufacturing lead time (the time it takes just to make an IC—not including design time) is typically eight weeks for a full-custom IC.</p>														
8.	<p><b>Write the objectives and Goals of System Partitioning. (April/May 2018) BTL1</b></p> <p>The goal of partitioning is to divide this part of the system so that each partition is a single ASIC. To do this we may need to take into account any or all of the following objectives:</p> <ul style="list-style-type: none"> <li>• A maximum size for each ASIC</li> <li>• A maximum number of ASICs</li> <li>• A maximum number of connections for each ASIC</li> <li>• A maximum number of total connections between all ASICs</li> </ul>														
9.	<p><b>What is JTAG? BTL2</b> Joint Test Action Group (<i>JTAG</i>)</p>														
10.	<p><b>What is fully PCI in Spartan-II FPGA? BTL2</b> Fully Peripheral Component Interface (PCI) used to interface components.</p>														
11.	<p><b>Differentiate fine-grain and coarse-grain architecture of FPGA BTL4</b></p> <table border="1"> <thead> <tr> <th>Fine-grained Architecture</th> <th>Coarse-grained Architecture</th> </tr> </thead> <tbody> <tr> <td>Manipulate data at the bit level</td> <td>Manipulate groups of bits via complex functional units such as ALUs (arithmetic logic units) and multipliers</td> </tr> <tr> <td>Designers can implement bit manipulation tasks without wasting reconfigurable resources</td> <td>Reconfigurable resources are wasted during data manipulation</td> </tr> <tr> <td>For large and complex calculations numerous fine-grained PEs are required to implement a basic computation</td> <td>Fewer coarse-grained PEs are required to implement a basic computation</td> </tr> <tr> <td>Much slower clock rates</td> <td>Faster</td> </tr> <tr> <td>Extremely costly relative to coarse-grained architectures</td> <td>Less Expensive</td> </tr> <tr> <td>Supports partial array configuration and is dynamically reconfigurable during application execution.</td> <td>Both partially and dynamically reconfigurable</td> </tr> </tbody> </table>	Fine-grained Architecture	Coarse-grained Architecture	Manipulate data at the bit level	Manipulate groups of bits via complex functional units such as ALUs (arithmetic logic units) and multipliers	Designers can implement bit manipulation tasks without wasting reconfigurable resources	Reconfigurable resources are wasted during data manipulation	For large and complex calculations numerous fine-grained PEs are required to implement a basic computation	Fewer coarse-grained PEs are required to implement a basic computation	Much slower clock rates	Faster	Extremely costly relative to coarse-grained architectures	Less Expensive	Supports partial array configuration and is dynamically reconfigurable during application execution.	Both partially and dynamically reconfigurable
Fine-grained Architecture	Coarse-grained Architecture														
Manipulate data at the bit level	Manipulate groups of bits via complex functional units such as ALUs (arithmetic logic units) and multipliers														
Designers can implement bit manipulation tasks without wasting reconfigurable resources	Reconfigurable resources are wasted during data manipulation														
For large and complex calculations numerous fine-grained PEs are required to implement a basic computation	Fewer coarse-grained PEs are required to implement a basic computation														
Much slower clock rates	Faster														
Extremely costly relative to coarse-grained architectures	Less Expensive														
Supports partial array configuration and is dynamically reconfigurable during application execution.	Both partially and dynamically reconfigurable														

12.	<p><b>State the Xilinx FPGA design flow.</b>BTL1</p> <ul style="list-style-type: none"> <li>• Specification</li> <li>• VHDL description - Functional simulation</li> <li>• Synthesis - Post-synthesis simulation</li> <li>• Implementation - Timing simulation</li> <li>• Configuration - On chip testing</li> </ul>										
13.	<p><b>What are the different types of interconnections present in Xilinx FPGA?</b>BTL2</p> <p><b>Direct interconnect:</b> Adjacent CLBs are wired together in the horizontal or vertical direction. The most efficient interconnect.</p> <p><b>General-purpose interconnect:</b> used mainly for longer connections or for signals with a moderate fanout.</p> <p><b>Long line interconnect:</b> for time critical signals (e.g. clock signal need be distributed to many CLBs)</p>										
14.	<p><b>What is meant by speed grading?</b>BTL2</p> <p>Most of the FPGA header short chip according to speed is called speed binning or speed grading. According to Xilinx FPGA product, The speed grade specify the transistor switching speed that determines how quickly internal clocked circuits can be activated.</p> <div style="display: flex; align-items: center;"> <div style="margin-right: 20px;"> <p>Example: XC3S50-4 PQ 208 C</p> <p>Device Type ———— </p> <p>Speed Grade ———— </p> <p>Package Type ———— </p> </div> <div> <p>Temperature Range:</p> <p>C = Commercial (<math>T_j = 0^\circ\text{C}</math> to <math>85^\circ\text{C}</math>)</p> <p>I = Industrial (<math>T_j = -40^\circ\text{C}</math> to <math>+100^\circ\text{C}</math>)</p> <p>Number of Pins ———— </p> </div> </div>										
15.	<p><b>What is meant by BIDA?</b>BTL2</p> <p>The Bidirectional Interconnect Buffers (BIDA) restore the logic level and logic strength on long interconnect paths.</p>										
16.	<p><b>Define OEM?</b> BTL2</p> <p>For any ASIC, a designer needs design-entry software, a cell library and physical design software. Often designers buy that software from FPGA vendor. This is called an Original Equipment Manufacturer (OEM) arrangement.</p>										
17.	<p><b>What are the advantages and disadvantages of FPGA compared to ASIC?</b>BTL4</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%;">FPGA</th> <th style="width: 50%;">ASIC</th> </tr> </thead> <tbody> <tr> <td>Faster time-to-market since none of the mask layers are customized</td> <td>Full custom capability for design since device is manufactured to design specs</td> </tr> <tr> <td>Simpler design cycle due to software that handles much of the routing, placement, and timing</td> <td>Design cycle is not simple.</td> </tr> <tr> <td>Field reprogramability - A new bit stream can be uploaded remotely</td> <td>Field reprogramability is not possible</td> </tr> <tr> <td>Design turnaround is a few hours</td> <td>Two days to two weeks</td> </tr> </tbody> </table>	FPGA	ASIC	Faster time-to-market since none of the mask layers are customized	Full custom capability for design since device is manufactured to design specs	Simpler design cycle due to software that handles much of the routing, placement, and timing	Design cycle is not simple.	Field reprogramability - A new bit stream can be uploaded remotely	Field reprogramability is not possible	Design turnaround is a few hours	Two days to two weeks
FPGA	ASIC										
Faster time-to-market since none of the mask layers are customized	Full custom capability for design since device is manufactured to design specs										
Simpler design cycle due to software that handles much of the routing, placement, and timing	Design cycle is not simple.										
Field reprogramability - A new bit stream can be uploaded remotely	Field reprogramability is not possible										
Design turnaround is a few hours	Two days to two weeks										
18.	<p><b>Define segmented Channel routing?</b>BTL2</p> <p>FPGA is a channeled architecture. The logic modules which implement various types of logic functions are placed in predefined rows. Channels are defined in between rows of logic modules for routing of nets. The rows of logic modules are called tracks. The tracks are divided into different segments which can be connected together by programming a horizontal antifuse. Each input and output of a logic module is connected to a dedicated vertical segment. Cross antifuses are located at</p>										



	the crossing of each horizontal and vertical segment. Programming these antifuses produces a bi-directional connection between the horizontal and vertical segments for routing of nets via channels. This structure of FPGA is called segmented channel routing.
19.	<b>Differentiate between Altera MAX 9000 and Altera FLEX interconnects architecture. BTL4</b> The MAX 9000 is a coarse-grained architecture. Complex PLDs with arrays that are themselves arrays of macrocells have a dual-grain architecture. The FLEX architecture is of finer grain than the MAX arrays because of the difference in programming technology. The FLEX horizontal interconnect is much denser than the vertical interconnect creating an aspect ratio of 10:1.
20.	<b>List the advantages of Global routing. (May/June 2014) BTL2</b> We typically global route the whole chip (or large pieces if it is a large chip) before detail routing the whole chip (or the pieces). There are two types of areas to global route: inside the flexible blocks and between blocks. The goal of global routing is to provide complete instructions to the detailed router on where to route every net. The objectives of global routing are one or more of the following: <ul style="list-style-type: none"> <li>• Minimize the total interconnect length.</li> <li>• Maximize the probability that the detailed router can complete the routing.</li> <li>• Minimize the critical path delay.</li> </ul>
21.	<b>What are feedthrough cells? State their uses. (May/June 2016) BTL2</b> The term feedthrough cells can refer either to a piece of metal that is used to pass a signal through a cell or to a space in a cell, waiting to be used as a feed through.
22.	<b>What is the standard cell-based ASIC design?(Nov/Dec 2016) BTL2</b> In cell based design, the designer reuses the cells that have already been designed and stored in the library as a part of the current design. Cell – based IC used predesigned logic cells(AND gates, OR gates, multiplexers and flip flop). CBIC means standard cell based ASIC. The standard-cell areas in a CBIC are built of rows of standard cells. The standard-cell areas may be used in combination with larger predesigned cells known as mega cells.
23.	<b>What is an antifuse? State its merits and demerits. (Nov/Dec 2016) BTL2</b> An antifuse is an electrical device that performs the opposite function to a fuse. Whereas a fuse starts with a low resistance and is designed to permanently break an electrically conductive path (typically when the current through the path exceeds a specified limit), an antifuse starts with a high resistance and is designed to permanently create an electrically conductive path (typically when the voltage across the antifuse exceeds a certain level). <b>Demerits:</b> The size of an antifuse is limited by the resolution of the lithography equipment used to makes ICs. The Actel antifuse connects diffusion and polysilicon, and both these materials are too resistive for use as signal interconnects. To connect the antifuse to the metal layers requires contacts that take up more space than the antifuse itself, reducing the advantage of the small antifuse size. However, the antifuse is so small that it is normally the contact and metal spacing design rules that limit how closely the antifuses may be packed rather than the size of the antifuse itself. <b>Merits:</b> There are two advantages of a metal–metal antifuse over a poly–diffusion antifuse. The first is that connections to a metal–metal antifuse are direct to metal—the wiring layers. Connections from a poly–diffusion antifuse to the wiring layers require extra space and create additional parasitic capacitance. The second advantage is that the direct connection to the low-resistance metal layers makes it easier to use larger programming currents to reduce the antifuse resistance. Average QuickLogic metal– metal antifuse resistance is approximately 80 W (with a standard deviation of about 10 W ) using a programming current of 15 mA as opposed to an average antifuse resistance of 500 W (with a programming current of 5 mA) for a poly–diffusion antifuse.
24.	<b>What is meant by CBIC? (April/May 2017) BTL2</b> Cell – based IC used predesigned logic cells (AND gates, OR gates, multiplexers and flipflop). CBIC

	means standard cell based ASIC. The standard-cell areas in a CBIC are built of rows of standard cells. The standard-cell areas may be used in combination with larger predesigned cells known as megacells.
25.	<b>Name the elements in a Configurable Logic Block (April/May 2017).</b> BTL1 Flip flops to store data and Look up tables and Multiplexers to implement logic.
	<b>PART * B</b>
1.	<b>Explain about the different types of ASIC with neat diagram. (13M) (April/May 2017,2019)</b> BTL2 <b>Answer: Page: 5.2-5.15- Dr.R.Uma</b> Application Specific Integrated Circuits- Examples- Advantages- Types (3M) Full custom ASIC- Semi-custom ASIC- Standard Cell Based ASICs- Gate array based ASICs (4M) Channelled Gate Array- Channelless Gate Array- Structured Gate Array (2M) Field Programmable Gate Array- Programmable Logic Devices Structure-Programmable Array Logic- Programmable Logic Devices (4M)
2.	<b>Describe the architecture of FPGA with Configurable Logic Block and Programmable interconnect technology. (13M) (April/May 2015,2018) (Nov/ Dec 2016,2019)</b> BTL2 <b>Answer: Page: 5.22-5.38- Dr.R.Uma</b> FPGA building block Architectures- Input Output Blocks (3M) Programmable Interconnects- Direct Interconnects between Adjacent CLB (3M) ACT 1 Series FPGA- ACT 1 Logic Module-ACT 2 Family- IO pad Drivers- Clock Networks- ALTERA-Logic Array Blocks- Macrocells (3M) Configurable Logic Blocks- Function Generators- I/O Blocks- Programmable Interconnect- Programmable Switch Matrix (4M)
3.	<b>With a neat Flowchart, explain the ASIC design flow. (13M) (May/June 2014)</b> BTL4 <b>Answer: Page: 5.38-5.40-Dr.R.Uma</b> Design Entry- Logic Synthesis- System Partitioning- Pre layout simulation- Floor Planning- Placement- Routing- Extraction- Post layout simulation (9M) Flow chart Diagram (4M)
4.	<b>Write explanatory notes on FPGA (13M) (May/June 2014)</b> BTL2 <b>Answer: Page: 5.22-5.38- Dr.R.Uma</b> FPGA building block Architectures- Input Output Blocks (4M) ACT 1 Series FPGA- ACT 1 Logic Module-ACT 2 Family- IO pad Drivers- Clock Networks- ALTERA-Logic Array Blocks- Macrocells (4M) Configurable Logic Blocks- Function Generators- I/O Blocks- Programmable Interconnect- Programmable Switch Matrix (5M)
5.	<b>Explain features of semi-custom ASIC and its types.(13M) (April/May 2015)</b> BTL2 <b>Answer: Page: 5.2-5.15- Dr.R.Uma</b> Semi-custom ASIC- Standard Cell Based ASICs- Gate array based ASICs (5M) Channelled Gate Array- Channelless Gate Array- Structured Gate Array (4M) Field Programmable Gate Array- Programmable Logic Devices Structure-Programmable Array Logic- Programmable Logic Devices (4M)
	<b>PART * C</b>
1.	<b>Write brief notes on</b> <b>a. Semi-custom ASIC</b> <b>b. Full Custom ASIC. (15M)(May/June 2016) (Nov/ Dec 2016,2019)</b> BTL2 <b>Answer: Page: 5.2-5.15- Dr.R.Uma</b>

	Application Specific Integrated Circuits- Examples- Advantages- Types (4M) Full custom ASIC- Semi-custom ASIC- Standard Cell Based ASICs- Gate array based ASICs (5M) Channelled Gate Array- Channelless Gate Array- Structured Gate Array (2M) Field Programmable Gate Array- Programmable Logic Devices Structure-Programmable Array Logic- Programmable Logic Devices (4M)
2	<b>With neat sketch explain the CLB,I/OB and programmable interconnects of an FPGA device. (15M) (May/June 2016) BTL2</b> <b>Answer: Page: 5.22-5.38- Dr.R.Uma</b> FPGA building block Architectures- Input Output Blocks (3M) Programmable Interconnects- Direct Interconnects between Adjacent CLB (3M) ACT 1 Series FPGA- ACT 1 Logic Module-ACT 2 Family- IO pad Drivers- Clock Networks- ALTERA-Logic Array Blocks- Macrocells (3M) Configurable Logic Blocks- Function Generators- I/O Blocks- Programmable Interconnect- Programmable Switch Matrix (4M)
3	<b>Write short notes on routing procedures involved in FPGA interconnect. (15M)(April/May 2017)BTL2</b> <b>Answer: Page: 5.17-5.22-Dr.R.Uma</b> Routing Procedures- ACTEL Anti fuse Interconnect- (5M) Metal-Metal anti fuse- (4M) Actel Act Interconnect Scheme (4M)