### EC8453

### LINEAR INTEGRATED CIRCUITS 3 0 0 3

### **OBJECTIVES:**

- To introduce the basic building blocks of linear integrated circuits
- To learn the linear and non-linear applications of operational amplifiers
- To introduce the theory and applications of analog multipliers and PLL
- To learn the theory of ADC and DAC
- To introduce the concepts of waveform generation and introduce some special function ICs

### UNIT I BASICS OF OPERATIONAL AMPLIFIERS

Current mirror and current sources, Current sources as active loads, Voltage sources, Voltage References, BJT Differential amplifier with active loads, Basic information about op-amps – Ideal Operational Amplifier - General operational amplifier stages -and internal circuit diagrams of IC 741, DC and AC performance characteristics, slew rate, Open and closed loop configurations – JFET Operational Amplifiers – LF155 and TL082.

### UNIT II APPLICATIONS OF OPERATIONAL AMPLIFIERS

Sign Changer, Scale Changer, Phase Shift Circuits, Voltage Follower, V-to-I and I-to-V converters, adder, subtractor, Instrumentation amplifier, Integrator, Differentiator, Logarithmic amplifier, Antilogarithmic amplifier, Comparators, Schmitt trigger, Precision rectifier, peak detector, clipper and clamper, Low-pass, high-pass and band-pass Butterworth filters.

### UNIT III ANALOG MULTIPLIER AND PLL

Analog Multiplier using Emitter Coupled Transistor Pair - Gilbert Multiplier cell – Variable transconductance technique, analog multiplier ICs and their applications, Operation of the basic PLL, Closed loop analysis, Voltage controlled oscillator, Monolithic PLL IC 565, application of PLLfor AM detection, FM detection, FSK modulation and demodulation and Frequency synthesizing and clock synchronisation.

### UNIT IV ANALOG TO DIGITAL AND DIGITAL TO ANALOG 9 CONVERTERS

Analog and Digital Data Conversions, D/A converter – specifications - weighted resistor type, R-2R Ladder type, Voltage Mode and Current-Mode R - 2R Ladder types - switches for D/A converters, high speed sample-and-hold circuits, A/D Converters – specifications - Flash type - Successive Approximation type - Single Slope type – Dual Slope type - A/D Converter using Voltage-to-Time Conversion - Over-sampling A/D Converters, Sigma – Delta converters.

### UNIT V WAVEFORM GENERATORS AND SPECIAL FUNCTION ICS 9

Sine-wave generators, Multivibrators and Triangular wave generator, Saw-tooth wave generator, ICL8038 function generator, Timer IC 555, IC Voltage regulators – Three terminal fixed and adjustable voltage regulators - IC 723 general purpose regulator - Monolithic switching regulator, Low Drop – Out(LDO) Regulators - Switched capacitor filter IC MF10, Frequency to Voltage and Voltage to Frequency converters, Audio Power amplifier, Video Amplifier, Isolation Amplifier, Opto- couplers and fibre optic IC.

### TOTAL:45 PERIODS

JIT-JEPPIAAR/ECE/Dr.S.Kamatchi/II Yr/SEM 04 /EC8453/Linear Integrated Circuits/UNIT 1 5/QB+Keys/Ver2.0

9

9

### **OUTCOMES:**

### Upon completion of the course, the student should be able to:

- Design linear and non linear applications of OP AMPS
- Design applications using analog multiplier and PLL
- Design ADC and DAC using OP AMPS
- Generate waveforms using OP AMP Circuits
- Analyze special function ICs.

### **TEXT BOOKS:**

- 1. D.Roy Choudhry, Shail Jain, -Linear Integrated Circuits<sup>∥</sup>, New Age International Pvt. Ltd., 2018, Fifth Edition. (Unit I V)
- 2. Sergio Franco, -Design with Operational Amplifiers and Analog Integrated Circuits, 4th Edition, Tata Mc Graw-Hill, 2016 (Unit I V)

### **REFERENCES:**

1. Ramakant A. Gayakwad, -OP-AMP and Linear ICs<sup>||</sup>, 4th Edition, Prentice Hall / Pearson Education, 2015.

2. Robert F.Coughlin, Frederick F.Driscoll, -Operational Amplifiers and Linear Integrated Circuits, Sixth Edition, PHI, 2001.

3. B.S.Sonde, -System design using Integrated Circuits<sup>I</sup>, 2nd Edition, New Age Pub, 2001. Gray and Meyer, -Analysis and Design of AnalogIntegrate Circuits I, Wiley International,5<sup>th</sup> Edition, 2009.

4. William D.Stanley, -Operational Amplifiers with Linear Integrated Circuits<sup>II</sup>, Pearson Education,4<sup>th</sup> Edition,2001.

5. S.Salivahanan & V.S. Kanchana Bhaskaran, -Linear Integrated Circuitsl, TMH,2<sup>nd</sup> Edition, 4<sup>th</sup> Reprint, 2016.

Γ

## Subject Code:EC8453Year/Semester: II /04Subject Name: LINEAR INTEGRATED CIRCUITSSubject Handler: Dr. S. KAMATCHI

	UNIT I - BASICS OF OPERATIONAL AMPLIFIERS	
Current mirror and current sources, Current sources as active loads, Voltage sources, Voltage References,		
BJT I	Differential amplifier with active loads, Basic information about op-amps - Ideal Operational	
Ampli	fier - General operational amplifier stages -and internal circuit diagrams of IC 741, DC and AC	
perfor	mance characteristics, slew rate, Open and closed loop configurations - JFET Operational	
Ampli	fiers – LF155 and TL082.	
	PART * A	
Q.No.	Questions	
	Define an Integrated circuit. BTL1	
1	An integrated circuit (IC) is a miniature, low- cost electronic circuit consisting of active and passive	
1.	components fabricated together on a single crystal of silicon. The active components are transistors	
	and diodes, and passive components are resistors and capacitors.	
	What are the basic processes involved in fabricating ICs using planar technology? BTL1	
	Silicon wafer (substrate) preparation	
	Epitaxial growth	
	Oxidation	
	• Photolithography	
2	• Diffusion	
	Ion Implantation	
	• Isolation technique	
	Metallization	
	• Assembly processing & packaging	
	List out the steps used in the preparation of Si – wafers. BTL1	
	Crystal growth & doping	
2	Ingot trimming grinding	
3	• Ingot slicing	
	• Wafer policing etching	
	• Wafer cleaning	
	Define virtual ground of OP-Amp. BTL1	
	A virtual ground is a ground which acts like a ground. It is a point that is at the fixed ground	
4	potential (0v), though it is not practically connected to the actual ground or common terminal of	
	the circuit.	
5	What are the advantages and limitations of ion implantation? BTL1	
TTO		

	Advantages:
	Accurate control over doping
	Very good reproducibility
	Precise resistance value
	A room temperature process
	Limitations:
	• Annealing at higher temperature is required for avoiding the crystal damage
	• The possibility of doping implanting through various layers of wafer.
	Why IC 741 is not used for high frequency applications? BTL2
6	IC741 has a low slew rate because of the predominance of capacitance present in the circuit at
	higher frequencies. As frequency increases the output gets distorted due to limited slew rate.
	In practical op-amps, what is the effect of high frequency on its performance? BTL2
7	The open-loop gain of op-amp decreases at higher frequencies due to the presence of
/	parasitic capacitance. The closed-loop gain increases at higher frequencies and leads to
	instability.
	Define input offset voltage. BTL1
8	A small voltage applied to the input terminals to make the output voltage as zero when the two
	input terminals are grounded is called input offset voltage.
	Define input offset current. State the reasons for the offset currents at the input of the op-
	amp. BTL1
9	The difference between the bias currents at the input terminals of the op-amp is called as input
	offset current. The input terminals conduct a small value of dc current to bias the input transistors.
	Since the input transistors cannot be made identical, there exists a difference in bias currents.
	Define sensitivity. BTL1
10	Sensitivity is defined as the percentage or fractional change in output current per percentage or
	fractional change in power-supply voltage.
	What are the limitations in a temperature compensated zener-reference source? BTL2
11	A power supply voltage of at least 7 to 10 V is required to place the diode in the breakdown region
	and that substantial noise is introduced in the circuit by the avalanching diode.
	Define CMRR of an op-amp. (DEC 09) BTL1
12	The relative sensitivity of an op-amp to a difference signal as compared to a common –mode
	signal is called the common –mode rejection ratio. It is expressed in decibels.
	CMRR = Ad/Ac
	What are the applications of current sources? BTL1
13	Transistor current sources are widely used in analog ICs both as biasing elements and as load
	devices for amplifier stages.
	Justify the reasons for using current sources in integrated circuits. BTL4
	• Superior insensitivity of circuit performance to power supply variations and temperature.
	• More economical than resistors in terms of die area required providing bias currents of
14	small value.
	• When used as load element, the high incremental resistances of current source results in
	high voltage gain at low supply voltages.
15	What is the advantage of widlar current source over constant current source? BTL1

	Using constant current source output current of small magnitude (micro amp range) is not attain
	able due to the limitations in chip area. Widlar current source is useful for obtaining small output
	currents. Sensitivity of widlar current source is less compared to constant current source.
16	Mention the advantages of Wilson current source. BTL1
	Provides high output resistance.
	Offers low sensitivity to transistor base currents.
	Mention the advantages of integrated circuits over discrete components. (May2010) BTL1
	<ul> <li>Miniaturization and hence increased equipment density.</li> </ul>
	Cost reduction due to batch processing.
17	<ul> <li>Increased system reliability due to the elimination of soldered joints.</li> </ul>
1/	Improved functional performance.
	Matched devices.
	• Increased operating speeds.
	Reduction in power consumption.
10	Define sheet resistance. (May 2010) BTL1
18	Sheet resistance is defined as the resistance in ohms /square offered by the diffused area.
	What is the use of buried n+ layer in monolithic IC transistor? (MAY 2010) BTL1
19	The buried n+ layer provides a low resistance path in the active collector region for the flow of
	current.
	What is active load? Where it is used and why? (MAY/JUNE 2010) BTL1
20	The active load realized using current source in place of the passive load in the collector arm of
20	differential amplifier makes it possible to achieve high voltage gain without requiring large power
	supply voltage.
	Why open loop OP-AMP configurations are not used in linear applications? (May/June
	2010) BTL2
21	The open loop gain of the op-amp is not a constant and it varies with changing the temperature and
	variations in power supply. Also the bandwidth of the open loop op-amp is negligibly small. For
	this reasons open loop OP-AMP configurations are not used in linear applications.
22	what are the two common methods for obtaining integrated capacitors? (May 2010) B1L2
22	• Monolithic junction capacitor
	Thin-film capacitor
	Define slew rate. (MAY 2010) B1L1
23	The slew rate is defined as the maximum rate of change of output Voltage caused by a step input
	voltage. An ideal siew rate is infinite which means that op- amp's output voltage should change
	What courses clow rate? (DEC 00) PTL 1
24	There is a connector with in or outside of an on amp to provent escillation. The connector which
24	prevents the output voltage from responding immediately to a fast changing input
	What happens when the common terminal of $V_{\perp}$ and $V_{\perp}$ sources is not grounded? (DEC 00)
	BTL1
25	If the common point of the two supplies is not grounded, twice the supply voltage will get applied
	and it may damage the op-amp.
	PART * B
1	Describe the AC nonformance share staristics of an anarctic
1	Describe the AC performance characteristics of an operational amplifier. (8M) BTL2



	b) Explain pole-zero compensation (7M) (Nov/Dec 2008) (BTL2)	
	Answer: page 77 – 78, 120 – 122 LIC D. Roy Choudhury	
	• Differential amplifier with active load	(4M)
	• Circuit behaves as a transconductance amplifier.	
	• Gain proportional to load resistor Rc.	
	• Two limitations to increase Rc.	
	Requires large chip area	
	Quiescent drop across it increases.	
	• $I_L = I_1 - I_2 = g_m (V_1 - V_2) = g_m V_d$	(2M)
	Pole zero compensation	(4M)
	Transfer function A alters	
	• Add both pole and a zero	
	• Zero at higher frequency than pole	
	• $Z_1 = R_1 \text{ and } Z_2 = R_2 + 1/(j\omega C2)$	(2M)
	• $A' = \frac{V_0}{V_0} = \frac{V_0}{V_0} \cdot \frac{V_2}{V_0}$	$(1\mathbf{M})$
	$\frac{1}{V_I} \frac{V_2 \cdot V_i}{V_2}$	()
	Describe the DC performance characteristics of operational amplifier. (15M)	) (NOV/Dec
	2014) DIL 2 Answer: page 104 111 LIC D Rev Choudbury	
	• Input Bios current	$(2\mathbf{M})$
	• Input Blas current $t^{+}+t^{-}$	(5NI)
	$I_B = \frac{I_B + I_B}{2}$	
	Input Offset Voltage	(3M)
4	$V_0 = (1 + \frac{R_f}{R_1})V_{ios}$	
4	Input Offset current	(3M)
	$I_{os} = I_B^+ - I_B^-$	
	$V_o = R_f I_{os}$	
	Thermal drift	(4M)
	Bias current, offset current, offset voltage change with temperature.	
	Current drift expressed $nA/^{\circ}C$	
	Voltage drift expressed $mV/^{\circ}C$	
	Careful PCB, forced air cooling – reduce thermal drift	
	Explain the working of Widlar current source.(8M)(Nov/Dec 2008)(Nov/Dec 200	09) BTL2
	Answer: page 68 – 69 LIC D. Roy Choudhury	
	• limitation of basic current mirror – not suitable for low value current source	(2M)
	• R1 required high – impossible to fabricate in IC	
5	<ul> <li>Widlar current source suitable for low value of currents</li> </ul>	(2M)
_	<ul> <li>Circuit differs only in resistance Re in Q2</li> </ul>	
	• Current Io smaller than Ic1	
	• Due to Re base emitter voltage Vbe2 <<< Vbe1	(2M)
	• Basic current mirror circuit, $I_0 = I_{ref}$ $I_{ref} = \frac{V_{cc}}{R_1}$	(2M)
	Discuss the frequency compensation in operational amplifier. (13M) (May/June 2	2009) BTL2
6	Answer: page 119 – 122 LIC D. Roy Choudhury	
	Dominant pole compensation	



JIT-JEPPIAAR/ECE/Dr.S.Kamatchi/II Yr/SEM 04 /EC8453/Linear Integrated Circuits/UNIT 1 5/QB+Keys/Ver2.0

	$A_{CL} = \frac{V_O}{V_i} = 1 + \frac{R_f}{R_1}$ where A = closed loop gain	
	What is a current mirror? Give the current mirror circuit analysis. (8M) (Nov BTL2 Answer: page 65 – 67 LIC D. Roy Choudhury Basic current mirror circuit figure 1.1	/Dec 2009)
8	Dusic current minor circuit figure 1.1 Output current characteristics figure 1.2 $I_{ref} \bigvee_{R_1} \bigvee_{BE1} \bigvee_{BE2} \bigvee_{CE2} I_0$ $I_{ref} \bigvee_{BE1} \bigvee_{BE2} \bigvee_{CE2} I_0$ Fig. 1.1 Current mirror circuit Fig 1.2 Current source output current character Collector current independent of collector voltage Bases and emitter of Q1,Q2 tied together. $I_0 = I_{ref}$	(6M) eristics (2M)
	Discuss about the principle of operation differential amplifier using RIT (15M)	(Anr/May
1	2018) (BTL 2) Answer: page 53 – 61 LIC D. Roy Choudhury Basic differential amplifier using BJT figure 1.12 V1 High gain Differential amplifier V0 O	(6M)
	Fig. 1.12 Block diagram of Differential amplifier	
	Types of operation Common mode and Differential mode operation Current mirror with active load figure 1.13	(9M)





### Subject Code:EC8453 Subject Name: LINEAR INTEGRATED CIRCUITS

### Year/Semester: II /04 Subject Handler: Dr. S. KAMATCHI

#### **UNIT II - APPLICATIONS OF OPERATIONAL AMPLIFIERS** Sign Changer, Scale Changer, Phase Shift Circuits, Voltage Follower, V-to-I and I-to-V converters, Instrumentation amplifier, Integrator, Differentiator, Logarithmic adder. subtractor. amplifier, Antilogarithmic amplifier, Comparators, Schmitt trigger, Precision rectifier, peak detector, clipper and clamper, Low-pass, high-pass and band-pass Butterworth filters. PART \* A O.No. Questions Mention some of the linear applications of op – amps. (DEC 09) BTL 2 Adder, sub tractor, Voltage -- to current converter, • current -- to- voltage converters, 1. • Instrumentation amplifier, • Analog computation • • power amplifier Mention some of the non – linear applications of op-amps. BTL 2 Rectifier, peak detector, • 2 clipper, clamper, • sample and hold circuit, • • log amplifier, anti –log amplifier What are the areas of application of non-linear op- amp circuits? BTL 1 Industrial instrumentation • 3 Communication • Signal processing What is voltage follower?(MAY 2010) BTL 1 4 A circuit in which output follows the input is called voltage follower. What is the need for an instrumentation amplifier? BTL 1 In a number of industrial and consumer applications, the measurement of physical quantities is 5 usually done with the help of transducers. The output of transducer has to be amplified So that it can drive the indicator or display system. This function is performed by an instrumentation amplifier. List the features of instrumentation amplifier. BTL 1 High gain accuracy • 6 High CMRR • High gain stability with low temperature co-efficient 4 low DC offset Low output impedance What are the applications of V-I converter? BTL 1 Low voltage dc and ac voltmeter 7 LED • Zener diode tester • 8 Define Band pass filter. (MAY 2010) BTL 1

	The band pass filter is the combination of high and low pass filters, and this allows a specified
	range of frequencies to pass through.
	Write transfer function of op amp as an integer. (MAY 2010) BTL 1
9	The transfer function of the integer is
	$ A  = 1/\omega R 1 c f$
	What do you mean by a precision diode? BTL 1
10	The major limitation of ordinary diode is that it cannot rectify voltages below the cut – in voltage
	of the diode. A circuit designed by placing a diode in the feedback loop of an $op - amp$ is called
	the precision diode and it is capable of rectifying input signals of the order of milli volt.
	Write down the applications of precision diode. Bill i
	• Half - wave rectifier
11	• Full - Wave rectifier
	• Peak – value detector
	• Clipper
	• Clamper
	Define Logarithmic and antilogarithmic amplifier. (MAY 2010) BTL 1
	When a logarithmic PN junction is used in the feedback network of op-amp, the circuit exhibits
12	log or antilog response. The logarithmic amplifier is a current to voltage converter with the transfer
	Antilog amplifier is a decoding circuit which converts the logarithmically encoded signal back to
	Antitiog amplified is a decoding circuit which converts the logarithmically encoded signal back to the original signal levels as given by $y_{i} = yP10$ ky
	Differentiate Schmitt trigger and comparator BTL 4
	• It compares the input signal with references voltage then yields the output voltage
13	<ul> <li>It compares the input signal with references voltage then yields the output voltage</li> <li>It need not consist of feedback</li> </ul>
	<ul> <li>It fleed not consist of feedback</li> <li>comparator output need not to be square waya</li> </ul>
	• comparator output need not to be square wave
	• Analog computation may require functions such as law log y sin by etc. These functions
14	• Analog computation may require functions such as mx, log x, sin fix etc. These functions can be performed by log amplifiers
14	<ul> <li>Log amplifier can perform direct dB display on digital voltmeter and spectrum analyzer</li> </ul>
	<ul> <li>Log amplifier can be used to compress the dynamic range of a signal</li> </ul>
	What are the limitations of the basic differentiator circuit? BTL 1
	• At high frequency, a differentiator may become unstable and break into oscillations
15	• The input impedance decreases with increase in frequency, thereby Omaking the circuit
	sensitive to high frequency noise
-	Write down the condition for good differentiation BTL 1
	• For good differentiation, the time period of the input signal must be greater than or equal
16	to RfC1
	• $T > R f C1$ Where Rf is the feedback resistance
	<ul> <li>Cf is the input canacitance</li> </ul>
	What is a comparator? (MAY 2010) BTL 1
17	A comparator is a circuit which compares a signal voltage applied at one input of an on amp with
1,	a known reference voltage at the other input. It is an open loop op - amp with output + Vsat.
	What are the applications of comparator? BTL 1
18	Zero crossing detectors

	Window detector	
	• Time marker generator	
	Phase detector	
	What is a Schmitt trigger? (DEC 09,MAY 10) BTL 1	
19	Schmitt trigger is a regenerative comparator. It converts sinusoidal input into a se	quare wave
	output. The output of Schmitt trigger swings between upper and lower threshold volta	ages, which
-	are the reference voltages of the input waveform.	
	What is a multivibrator? BIL 1 Multi vibrators are a group of reconcretive circuits that are used extensively in timing a	nulications
20	It is a waya shaping circuit which gives symmetric or asymmetric square output. It has	s two states
	stable or quasi- stable depending on the type of multivibrator	s two states
	What do you mean by monostable multivibrator? BTL 1	
	• Monostable multivibrator is one which generates a single pulse of specified	duration in
	response to each external trigger signal. It has only one stable state.	
21	• Application of a trigger causes a change to the quasi-stable state.	
	• An external trigger signal generated due to charging and discharging of the	
	capacitor produces the transition to the original stable state.	
	What is an astable multivibrator? BTL 1	
22	Astable multivibrator is a free running oscillator having two quasi-stable states. Thu	is, there are
	oscillations between these two states and no external signal are required to produce the	e change in
	state. What are the characteristics of a componetar? DTL 1	
	what are the characteristics of a comparator: BIL 1	
23	Accuracy	
	<ul> <li>Accuracy</li> <li>Compatibility of the output</li> </ul>	
	What is a filter? BTL 1	
24	Filter is a frequency selective circuit that passes signal of specified band of free	uencies and
	attenuates the signals of frequencies outside the band.	1
	What are the demerits of passive filters? BTL 1	
	Passive filters works well for high frequencies. But at audio frequencies, the induct	ors become
25	problematic, as they become large, heavy and expensive. For low frequency application	tions, more
	number of turns of wire must be used which in turn adds to the series resistance	e degrading
	inductor's performance ie, low Q, resulting in high power dissipation.	
	PART * B	
	With neat sketch explain the operation of a 3 op-amp instrumentation amplifier.	
	(13M) (Nov/Dec 2014) BTL 1	
	Answer: page 141 – 144 LIC D.Koy Choudhury	
	• High gain accuracy	(1M)
	• High gain stability with low temperature coefficient	$(1\mathbf{M})$
	• Ingli gall stability with low temperature coefficient	$(1\mathbf{N}\mathbf{I})$
	• Low at onset • Low output impedance	$(1\mathbf{W})$
	• $V_{2} = \frac{R_{2}}{(V_{2} - V_{2})}$	$(1\mathbf{W})$
	$v_0 - \frac{1}{R_1} (v_1 + v_2)$	(2111)





JIT-JEPPIAAR/ECE/Dr.S.Kamatchi/II Yr/SEM 04 /EC8453/Linear Integrated Circuits/UNIT 1 5/QB+Keys/Ver2.0







5/QB+Keys/Ver2.0











### Subject Code: EC8453 Subject Name: LINEAR INTEGRATED CIRCUITS

### Year/Semester: II /04 Subject Handler: Dr. S. KAMATCHI

### **UNIT III - ANALOG MULTIPLIER AND PLL**

Analog Multiplier using Emitter Coupled Transistor Pair - Gilbert Multiplier cell – Variable trans conductance technique, analog multiplier ICs and their applications, Operation of the basic PLL, Closed loop analysis, Voltage controlled oscillator, Monolithic PLL IC 565, application of PLL for AM detection, FM detection, FSK modulation and demodulation and Frequency synthesizing and clock synchronisation.

PART * A	
Q.No.	Questions
1.	List the basic building blocks of PLL. BTL1 <ul> <li>Phase detector/comparator</li> <li>Low pass filter</li> <li>Error amplifier</li> <li>Voltage controlled oscillator</li> </ul>
2	<b>Define FSK modulation.</b> ( <b>MAY 2010</b> ) BTL1 FSK is a type of frequency modulation in which the binary data or code is transmitted by means of a carrier frequency that is shifted between two fixed frequency namely mark(logic1) and space frequency(logic 0).
3	What is analog multiplier? (MAY 2010) BTL1 A multiplier produces an output $V_0$ , which is proportional to the product of two inputs $V_x$ and $V_y$ . $V_0 = K V_x V_y$
4	<ul> <li>List out the various methods available for performing for analog multiplier. BTL1</li> <li>Logarithmic summing technique</li> <li>Pulse height /width modulation technique</li> <li>Variable trans conductance technique</li> <li>Multiplication using gilbert cell</li> <li>Multiplication technique using trans conductance technique</li> </ul>
5	<ul> <li>Mention some areas where PLL is widely used. (DEC 2009) BTL1</li> <li>Radar synchronizations</li> <li>Satellite communication systems</li> <li>Air borne navigational systems</li> <li>FM communication systems</li> <li>Computers.</li> </ul>
6	<ul> <li>What are the three stages through which PLL operates? BTL1</li> <li>Free running</li> <li>Capture</li> <li>Locked/ tracking</li> </ul>
7	<b>Define lock-in range of a PLL. (MAY 2010)</b> BTL1 The range of frequencies over which the PLL can maintain lock with the incoming signal is called the lock-in range or tracking range. It is expressed as a percentage of the VCO free running frequency.

8	Define capture range of PLL. (MAY 2010) BTL1
	The range of frequencies over which the PLL can acquire lock with an input signal is called the
	capture range. It is expressed as a percentage of the VCO free running frequency.
<u> </u>	Write the expression for FSK modulation.(MAY 2010) B1L1
9	I ne expression for FSK modulation is,
	AVI-12-11/KU Define free supping mode (MAV 2010) PTI 1
10	An interactive computer mode that allows more than one user to have simultaneous use of a
10	ni interactive computer mode that anows more than one user to have simultaneous use of a
	For perfect lock, what should be the phase relation between the incoming signal and VCO
11	output signal? BTL?
11	The VCO output should be 90 degrees out of phase with respect to the input signal.
	Give the classification of phase detector. BTL1
12	• Analog phase detector.
	• Digital phase detector
	What is a switch type phase detector? BTL1
	An electronic switch is opened and closed by signal coming from VCO and the input signal is
13	chopped at a repetition rate determined by the VCO frequency. This type of phase detector is
	called a half wave detector since the phase information for only one half of the input signal is
	detected and averaged.
	What are the problems associated with switch type phase detector? BTL1
	• The output voltage V <sub>e</sub> is proportional to the input signal amplitude. This is undesirable
14	because it makes phase detector gain and loop gain dependent on the input signal
	amplitude.
	• The output is proportional to cosφ making it non linear.
	What is a voltage controlled oscillator? BTL1
15	Voltage controlled oscillator is a free running multi vibrator operating at a set frequency called
	the free running frequency. This frequency can be shifted to either side by applying a dc control
	Posting Voltage to Engruency conversion factor, PTL 1
	Voltage to Frequency conversion factor is defined as
16	Voltage to Frequency conversion factor is defined as, $K_{\rm V} = f_0 / V_c - 8f_0 / V_{cc}$
	Where Vc is the modulation voltage to frequency shift
	What is the purpose of having a low pass filter in PLL? BTL1
	• It removes the high frequency components and noise.
17	• Controls the dynamic characteristics of the PLL such as capture range, lock-in range.
	band-width and transient response.
	• The charge on the filter capacitor gives a short- time memory to the PLL
	Discuss the effect of having large capture range. BTL2
	The PLL cannot acquire a signal outside the capture range, but once captured, it will hold on till
18	the frequency goes beyond the lock-in range. Thus, to increase the ability of lock range, large
	capture range is required. But, a large capture range will make the PLL more susceptible to noise
	and undesirable signal.
19	Mention some typical applications of PLL. BTL1

	<ul> <li>Frequency multiplication/division</li> </ul>
	• Frequency translation
	• AM detection
	• FM demodulation
	• ESK demodulation
	What is a compander IC? Give some examples. (DEC 2009) BTL1
	The term commanding means compressing and expanding. In a communication system, the audio
20	signal is compressed in the transmitter and expanded in the receiver.
	Examples: LM 2704- LM 2707; NE 570/571.
	What are the merits of companding? BTL1
	• The compression process reduces the dynamic range of the signal before it is transmitted.
21	• Companding preserves the signal to noise ratio of the original signal and avoids non linear
	distortion of the signal when the input amplitude is large.
	• It also reduces buzz, bias and low level audio tones caused by mild interference.
	List the applications of angles multiplicus (Max/June 2012) DTI 1
	List the applications of analog multipliers. (May/June 2013) B1L1
	• Analog computer
22	• Analog signal processing
22	• Automatic gain control
	• True RMS converter
	• Analog filter (especially voltage-controlled filters)
	• PAM-pulse amplitude modulation
	In what way VCO is different from other oscillator. (May/June 2012) BTL2
	• To adjust the output frequency to match (or perhaps be some exact multiple of)
22	an accurate external reference.
23	• Where the oscillator drives equipment that may generate radio-frequency
	interference, adding a varying voltage to its control input can disperse the
	interference spectrum to make it less objectionable. See spread spectrum clock.
	List the applications of NE565. (Nov/Dec2010) BTL1
24	• Frequency multiplier
	• FM Demodulator is the applications of NE565.
	Why the VCO is called voltage to frequency converter? (Nov/Dec 2012) BTL1
	The VCO provides the linear relationship between the applied voltage and the oscillation frequency.
25	Applied voltage is called control voltage. The control of frequency with the help of control voltage
	is also called voltage to frequency conversion. Hence VCO is also called voltage to frequency
	converter.
	PART * B
	Explain the working of voltage controlled oscillator.(8M) (Nov/Dec 2009), (April/May 2010)
1	BTL2
	Answer: page 334 – 336 LIC D. Roy Choudhury
	IC signetics NE/SE566 (4M)







5/QB+Keys/Ver2.0







- Available as integrated circuits consists of op-amps and other circuit elements.
- The Schematic of a typical analog multiplier, namely, AD633 is shown in figure.







### Subject Code:EC8453 Subject Name: LINEAR INTEGRATED CIRCUITS

### Year/Semester: II /04 Subject Handler: Dr.S. KAMATCHI

### UNIT IV - ANALOG TO DIGITAL AND DIGITAL TO ANALOG CONVERTERS

Analog and Digital Data Conversions, D/A converter – specifications - weighted resistor type, R-2R Ladder type, Voltage Mode and Current-Mode *R* - 2*R* Ladder types - switches for D/A converters, high speed sample-and-hold circuits, A/D Converters – specifications - Flash type - Successive Approximation type - Single Slope type – Dual Slope type - A/D Converter using Voltage-to-Time Conversion - Over-sampling A/D Converters, Sigma – Delta converters. **PART \* A** 

Q.No.	Questions
1.	<b>Give the operation of basic sample and hold circuit.</b> BTL1 A typical sample and hold circuit stores electric charge in a capacitor and contains at least one fast FET switch and at least one operational amplifier. To sample the input signal the switch connects the capacitor to the output of a buffer amplifier. The buffer amplifier charges or discharges the capacitor so that the voltage across the capacitor is practically equal, or proportional to, input voltage. In hold mode the switch disconnects the capacitor from the buffer. The capacitor is invariably discharged by its own leakage currents and useful load currents, which makes the circuit inherently volatile, but the loss of voltage (voltage drop) within a specified hold time remains within an acceptable error margin.
2	<b>State the advantages and applications of sample and hold circuits.</b> BTL1 A sample and hold circuit is one which samples an input signal and holds on to its last sampled value until the input is sampled again. This circuit is mainly used in digital interfacing, analog to digital systems, and pulse code modulation systems.
3	<ul> <li>List the drawbacks of binary weighted resistor technique of D/A conversion.BTL1</li> <li>Wide range of resistor values needed.</li> <li>Difficulty in achieving and maintaining accurate ratios over a wide range of variations</li> </ul>
4	What is the advantage and disadvantages of flash type ADC? BTL1 Flash type ADC is the fastest as well as the most expensive. The disadvantage is the number of comparators needed almost doubles for each added bit (For a n- bit convertor 2(n-1) comparators, 2n resistors are required).
5	The basic step of a 9 bit DAC is 10.3 mV. If 00000000 represents 0Volts, what is the output for an input of 101101111? BTL2 The output voltage for input of 101101111 is = 10.3 mV (1*28+0*27+1*26+1*25+0*24+1*23+1*22+1*21+1*20) = 10.3 * 10-3 * 367 = 3.78 V
6	<b>Find the resolution of a 12 bit DAC converter.</b> BTL1 Resolution (volts) = VFS/(212-1) = I LSB increment VFS – Full scale voltage
7	<ul> <li>What are the advantages and disadvantages of R-2R ladder DAC? BTL1 Advantages:</li> <li>Easier to build accurately as only two precision metal films are required.</li> </ul>

	• Number of bits can be expanded by adding more sections of same R/2R values.
	What are the disadvantages of R-2R ladder DAC? BTL1
8	In this type of DAC, when there is a change in the input, changes the current flow in the resistor
	which causes more power dissipation which creates non-linearity in DAC.
	Define Start of Conversion. BTL1
9	This is the control signal for start of conversion which initiates A/D conversion process.
	Define End of Conversion BTI 1
10	This is the control signal which is activated when the conversion is completed
	What are the types of ADC? BTL1
	• Flash (comparator) type converter
11	Counter type converter
	<ul> <li>Tracking or serve converter</li> </ul>
	<ul> <li>Successive approximation type converter</li> </ul>
	What are the types of DAC? BTL 1
	Weighted resistor DAC
12	<ul> <li>R-2R Ladder</li> </ul>
	• Inverted R-2R Ladder
	What is the difference between direct ADC and integrating type ADC? BTI 1
13	The integrating type of ADC's do not need a sample/Hold circuit at the input.
10	It is possible to transmit frequency even in noisy environment or in an isolated form.
	Define Resolution. BTL1
1.4	The resolution of a converter is the smallest change in voltage which may be produced at the output
14	or input of the converter. Resolution (in volts)= VFS/2n-1=1 LSB increment. The resolution of an
	ADC is defined as the smallest change in analog input for a one bit change at the output.
	What is meant by Accuracy? BTL1
15	It is the maximum deviation between the actual converter output & the ideal converter output.
16	What is the purpose of DAC Monotonicity? BTL1
	A monotonic DAC is one whose analog output increases for an increase in digital input.
	Define Conversion time. BTL1
	It is defined as the total time required to convert an analog signal into its digital output. It depends
17	The conversion time of a successive enprovimation type ADC is given by
17	The conversion time of a successive approximation type ADC is given by $T(n+1)$
	Te conversion time no of hits
	Define Deletive accuracy. DTL 1
18	Define Accuracy is the maximum deviation after gain & offset arrors have been removed. The
10	accuracy of a converter is also specified in form of LSB increments or % of full scale voltage
19	Define dither. BTL1
17	

	Dither is very small amount of noise to add a before the A/D conversion.
20	<b>Define sampling period and hold period.</b> BTL1 Time duration of capacitor to sample and hold the equal value of voltage input period is called as sampling period and the time duration of voltage across the capacitor at constant time duration is called as hold period.
21	<b>Define the term settling time.</b> BTL1 It represents the time it takes for the output to settle within a specified band+-(1/2) LSB of its final value. It depends upon the switching time of the logic circuitry due to internal parasitic capacitances
	and inductances. Settling time ranges from 100ns to 10µs depending on word length and type of circuit used.
22	<b>Define conversion time.</b> BTL1 It is the time taken for the D/A converter to produce the analog output for the given binary input signal. It depends on the response time of switches and the output of the Amplifier. D/A converters speed can be defined by this parameter. It is also called as setting time.
23	<b>Define slew rate and state its significance.</b> (Apr/May 2010) BTL1 The circuit of successive approximation ADC consists of a successive approximation register (SAR), to find the required value of each bit by trial & error. With the arrival of START command, SAR sets the MSB bit to 1. The O/P is converted into an analog signal & it is compared with I/P signal. This O/P is low or high. This process continues until all bits are checked.
24	What is the fastest ADC and why? (Nov/Dec 2010) BTL1 The circuit of successive approximation ADC consists of a successive approximation register (SAR), to find the required value of each bit by trial & error. With the arrival of START command, SAR sets the MSB bit to 1. The O/P is converted into an analog signal & it is compared with I/P signal. This O/P is low or high. This process continues until all bits are checked.
25	An 8 bit DAC has a resolution of 20mV/bit. What is the analog output voltage for the digital input code 00010110(the MSB is the left most bit)?(Apr/May 2010) BTL2 The output voltage for input 00010110 is $=20 * 0* 2^8 * 0* 2^7 * 0* 2^6 * 1* 2^5 * 0* 2^4 * 1* 2^3 * 1* 2^2 * 0* 2^1$ =20 * 44 =880 My
	PART * B
1	With neat internal diagram, explain the following         (i) Dual slope ADC (7M)         ii) Successive Approximation ADC. (6M) BTL1         Answer: page 361 – 365 LIC D.Roy Choudhury         Dual slope :       (7M)         In Integrating ADC, current, proportional to input voltage, charges a capacitor for a fixed time interval T charge.       (2M)         At the end of this interval, the device resets its counter and applies an opposite-polarity negative reference voltage to the integrator input.       (2M)         Reserves of this, the appecitor is discharged by a constant current until the integrator cutrent until the cutrent until the integrator cutrent until the cutrent cutr
	zero again. (1M) The T discharge interval is proportional to the input voltage level and the resultant final count
JIT	F-JEPPIAAR/ECE/Dr.S.Kamatchi/II Yr/SEM 04 /EC8453/Linear Integrated Circuits/UNIT 1

5/QB+Keys/Ver2.0



JIT-JEPPIAAR/ECE/Dr.S.Kamatchi/II Yr/SEM 04 /EC8453/Linear Integrated Circuits/UNIT 1 5/QB+Keys/Ver2.0

	MSB Binary input		
	$\begin{array}{c} 2R \\ 2R \\ 2R \\ 2R \\ 2R \\ R \\ R \\ R \\ R $		
	Enhancement of binary-weighted resistor DAC - R-2R ladder network. (	1M)	
	DAC utilizes Thevenin's theorem in arriving at desired output voltages.		
	Disadvantage of the former DAC design - its requirement of several different precise input re	esistor	
	values. (1M)		
	one unique value per binary input bit.		
	R-2R network consists of resistors with only two values - R and 2xR.	(1M)	
	If each input supplied either 0 volts or reference voltage, the output voltage will be an a equivalent of the binary value of the three bits.	nalog	
	VS2 corresponds to the most significant bit (MSB) while VS0 corresponds to the least signibit (LSB).	ficant	
	With circuit schematic explain analog switches using FET. (13M) BTL1 Answer: page 361 – 365 LIC D.Roy Choudhury		
	Two types of analog switches.	(1M)	
3	Series and Shunt switch.	(2M)	
	Switch operation is shown for both the cases VGS=0 VGS= VGs (off)	(2M)	
	Diagram:	(8M)	



	• There is also a so called <i>aperture error</i> which is due to a clock jitter and is revealed when	
	digitizing a time-variant signal (not a constant value).	
	• These errors are measured in a unit called the <i>LSB</i> , which is an abbreviation for least significant	
	bit.	
	Quantization error (3M)	
	• Quantization error is due to the finite resolution of the ADC, and is an unavoidable imperfection in all types of ADC.	
	• The magnitude of the quantization error at the sampling instant is between zero and half of one LSB.	
<ul> <li>In the general case, the original signal is much larger than one LSB.</li> <li>When this happens, the quantization error is not correlated with the signal, and distribution</li> </ul>		
	Non-linearity (3M)	
	• These errors can sometimes be mitigated by calibration, or prevented by testing.	
	• Important parameters for linearity are integral non-linearity (INL) and differential non-linearity	
	(DNL).	
	• These non-linear ties reduce the dynamic range of the signals that can be digitized by the ADC,	
	also reducing the effective resolution of the ADC.	
	Show the operation of any two direct type of ADC. (13M) BTL2	
	Answer: page 361 – 365 LIC D.Roy Choudhury	
	Process extremely fast with a sampling rate of up to 1 GHz. (1M)	
	Resolution however, limited because of large number of comparators, reference voltages required.	
5	(1M)	
5	Input signal fed simultaneously to all comparators. (1M)	
	Priority encoder then generates a digital output that corresponds with the highest activated	
	comparator. (1M)	
	Diagram: (3M)	
L		







5/QB+Keys/Ver2.0



	provides the digital output, corresponding to the input signal.	(1M)
	PART *C	
	With example explain the successive Approximation ADC Technique. (11M) Discuss the important specification of Data Converters. (4M) Answer: Page 361 - 363 LIC D.Roy Choudhury Successive Approximation:	(6M)
	bit-weighting conversion, similar to a binary.	(1M)
	Analogue value rounded to the nearest binary value below,	(1M)
	Because the approximations are successive (not simultaneous),	(2M)
	conversion takes one clock-cycle for each bit of resolution desired.	(1 <b>M</b> )
	ii)Data converters:	
	input n bit binary word D	(1M)
	reference voltage Vr	(1 <b>M</b> )
	analog output signal	(1M)
	output of DAC – voltage or current (1M)	
	Derive the Inverted or Current mode R-2R Ladder Digital to analog converter and Examine the inverted R-2R ladder (refer above question) has R=Rf=10k $\Omega$ and Calculate the total current delivered to the op-amp and the output voltage when to input is 1110, (15M) BTL3	l explain. VR=10V. he binary
	Currents given as	(4M)
2	$i1 = V_{\text{REF}}/2R = (V_{\text{REF}}/R) 2-1,$	
	$i2 = (V_{REF})/2)/2R = (V_{REF}/R) 2-2$	
	$in = (V_{\text{REF}}/R)$ 2-n.	
	Relationship between the currents given as	(4M)

	i2 = i1/2	
	i3 = i1/4	
	i4 = i1/8	
	$in = i1/2_{n-1}$	
	Using bits to identify status of switches,	
	letting $V0 = -Rf$ <i>io</i> gives	
	V0 = - (Rf/R) VREF (b12-1 + b22-2 + + bn2-n)	(7M)
	R = R $R = R$ $R =$	
3	(i)Compare single slope ADC and dual slope ADC.(3M) BTL4 (ii)Explain the working of dual slope A/D converter.(7M) BTL2 (iii)For a particular dual slope ADC, t1 is 83.33ms and the reference voltage is 1 Calculate t2 if V1 is 100 mv and 2. 200 mv. (5M) BTL3 Answer: page 363 - 366 LIC D.Roy Choudhury In Integrating ADC, current, proportional to input voltage, charges a capacitor for a fixed interval T charge. At the end of this interval, the device resets its counter and applies an opposite-polarity nereference voltage to the integrator input. Because of this, the capacitor is discharged by a constant current until the integrator output v zero again. The T discharge interval is proportional to the input voltage level and the resultant final provides the digital output, corresponding to the input signal. $T_1 = t_2 - t_1 = \frac{2^n counts}{clock rate}$	00mv. d time (2M) gative (2M) oltage count (3M)

# Subject Code:EC8453Year/Semester: II /04Subject Name: LINEAR INTEGRATED CIRCUITSSubject Handler: Dr.S. KAMATCHIUNIT V - WAVEFORM GENERATORS AND SPECIAL FUNCTION ICs

Sine-wave generators, Multivibrators and Triangular wave generator, Saw-tooth wave generator, ICL8038 function generator, Timer IC 555, IC Voltage regulators – Three terminal fixed and adjustable voltage regulators - IC 723 general purpose regulator - Monolithic switching regulator, Low Drop – Out(LDO) Regulators - Switched capacitor filter IC MF10, Frequency to Voltage and Voltage to Frequency converters, Audio Power amplifier, Video Amplifier, Isolation Amplifier, Opto- couplers and fibre optic IC.

PART \* A

Q.No.	Questions
1.	What are the operating modes of a 555 timer? BTL1
	Monostable mode
	Astable mode
	List out the applications of 555 timer. BTL1
	• Oscillator
2	• pulse generator
2	<ul> <li>ramp and square wave generator d. mono-shot multivibrator</li> </ul>
	burglar alarm
	traffic light control.
	Define sink current. BTL1
3	When the output is low, the load current that flows through cted between Vcc and o/p terminal is called sink current.
	Define source current. BTL1
4	When the output is high, the load current that flows through the load connected between ground and o/p terminal is called source current.
	What is the use of reset pin of 555 timer? BTL1
5	This is an interrupt for the timing device when pin 4 is grounded, it stops the working of device and makes it off.
	What is the purpose of control voltage pin (5) of 555 timer? BTL1
6	This pin is the inverting input terminal of comparator. This is reference level for comparator
-	with which threshold is compared. If reference level is other than $2/3$ VCC, then external input
	is to be given to pin 5. Pulse width modulation is possible due to pin 5.
7	List out the major blocks in functional diagram of 555 timer. BTL1
	The IC 555 timer combines the following elements.
	A relaxation oscillator
	RS flip-flop
	Two comparators
	Discharge transistor
8	List the types of regulators? BTL1

	• Linear regulator
	• Switched regulator
	Write the expression for pulse width of 555 timer in monostable mode. BTL1
0	Pulse width $W = 1.1 \text{ RC}$ seconds
	R – resistor in ohms,
	C – capacitor in farads
	Write the expression for total time period of 555 timer in astable mode. BTL1
10	T = 0.693 (RA + 2 RB) C seconds
10	Where RA, RB are resistors
	C is capacitor
	What is the frequency of oscillation of free running mode of 555 timer? BTL1
11	F = 1.44/(RA + 2 RB) C Hz
11	Where RA,RB are resistors
	C is capacitor
	List out the applications of 555 timer in astable mode. BTL1
	missing pulse detector
12	• Linear ramp generator
	• Frequency divider
	• Pulse width modulation.
	List out the applications of 555 timer in monostable mode. BTL1
13	• FSK generator
	Pulse-position modulator
	Define voltage regulators and give the types. BTL1
	• A voltage regulator is an electronic circuit that provides a stable dc voltage independent
14	of the load current, temperature, and ac line voltage variations.
	• The classification of voltage regulators:
	Series / Linear regulators
	Switching regulators.
	What do you mean by linear voltage regulators? B1L1
15	input and the load and it conducts in the linear region. The output voltage is controlled by the
	continuous voltage drop taking place across the series pass transistor.
	Define switched voltage regulators. BTL1
	Switching regulators are those which operate the power transistor as a high frequency on/off
16	switch, so that the power transistor does not conduct current continuously. This gives improved
	efficiency over series regulators.
	What are the advantages of adjustable voltage regulators over the fived voltage regulators?
	BTL1
17	• Improved line and load regulation by a factor of 10 or more
	• Because of the improved overload protection, greater load current can be drawn.

	Improved reliability.		
	List out the parameters related to the fixed voltage regulators. BTL1		
	• Line regulation		
	Load regulation		
18	Ripple rejection		
	Output impedance		
	Maximum power dissipation		
	Rated output current		
	Define dropout voltage of a fixed voltage regulator. BTL1		
19	It is the minimum voltage that must exist between input and output terminals. For most of		
	regulators, it is 2 to 3 volts.		
	What is an opto-coupler IC? Give examples. BTL1		
	• Opto-coupler IC is a combined package of a photo-emitting device and a photosensing		
20	device.		
	• Examples for opto-coupler circuit : LED and a photo diode, LED and		
	photo transistor, LED and Darlington.		
	• Examples for opto-coupler IC : MC1 2F, MC1 2E Montion the advantages of opto-couplers, BTL 1		
	Better isolation between the two stages		
21	<ul> <li>Better isolation between the two stages.</li> <li>Impedance problem between the stages is eliminated</li> </ul>		
	<ul> <li>Impedance problem between the stages is emminated.</li> <li>Wide frequency response.</li> </ul>		
	• When the function of the series regulators? (May/June 2012)		
	BTL1		
22	In switching regulators, the transistor is operated in cut off region or saturation region. In cut off		
	region, there is no current and hence power dissipation is almost zero. In the saturation region		
	there is negligible voltage drop across it hence the power dissipation is almost zero.		
	List the important parts of regulated power supply. (April/May2010) BTL1		
	Reference voltage circuit		
23	Error amplifier		
	• Series pass transistor		
	• Feedback network		
	What are the advantages of a switch mode power supplies? (April/May2010) BTL1		
24	• Smaller size		
24	• Lighter weight (from the elimination of low frequency transformers which have a high weight)		
	<ul> <li>Lower heat generation due to higher efficiency</li> </ul>		
	What are the disadvantages of linear voltage regulators? (Nov/Dec2011) BTL1		
	The input step down transformer is bulky and expensive because of low line frequency.		
25	Because of low line frequency, large values of filter capacitors are required to decrease the		
	ripple. Efficiency is reduced due to the continuous power dissipation by the transistor as it		
	operates in the linear region.		
	PART * B		









JIT-JEPPIAAR/ECE/Dr.S.Kamatchi/II Yr/SEM 04 /EC8453/Linear Integrated Circuits/UNIT 1 5/QB+Keys/Ver2.0











	<ul> <li>In the Stable state:</li> <li>The output of the control FF is high. This means that the output is low because of power amplifier which is basically an inverter. Q = 1; Output = 0</li> <li>At the Negative going trigger pulse:</li> <li>The trigger passes through (Vcc/3) the output of the lower comparator goes high the FF. Q = 1; Q = 0</li> <li>At the Positive going trigger pulse: It passes through 2/3Vcc, the output of the up comparator goes high and resets the FF. Q = 0; Q = 1</li> <li>The reset input (pin 4) provides a mechanism to reset the FF in a manner which or the effect of any instruction coming to FF from lower comparator.</li> </ul>	(3M) f & sets oper overrides
	PART *C	
1	With a neat diagram explain blocks and function of IC723. (15M) BTL4 Features of IC723: Unregulated dc supply voltage at the input between 9.5V & 40V Adjustable regulated output voltage between 2 to 3V. Maximum load current of 150 mA (ILmax = 150mA). With the additional transistor used, ILmax upto 10A is obtainable. Positive or Negative supply operation Internal Power dissipation of 800mW. Built in short circuit protection. Very low temperature drift.	(9M)
	High ripple rejection. Diagram:	(6M)



JIT-JEPPIAAR/ECE/Dr.S.Kamatchi/II Yr/SEM 04 /EC8453/Linear Integrated Circuits/UNIT 1 5/QB+Keys/Ver2.0





