

EC8453    **LINEAR INTEGRATED CIRCUITS**    3    0    0 3

**OBJECTIVES:**

- To introduce the basic building blocks of linear integrated circuits
- To learn the linear and non-linear applications of operational amplifiers
- To introduce the theory and applications of analog multipliers and PLL
- To learn the theory of ADC and DAC
- To introduce the concepts of waveform generation and introduce some special function ICs

**UNIT I    BASICS OF OPERATIONAL AMPLIFIERS    9**

Current mirror and current sources, Current sources as active loads, Voltage sources, Voltage References, BJT Differential amplifier with active loads, Basic information about op-amps – Ideal Operational Amplifier - General operational amplifier stages -and internal circuit diagrams of IC 741, DC and AC performance characteristics, slew rate, Open and closed loop configurations – JFET Operational Amplifiers – LF155 and TL082.

**UNIT II    APPLICATIONS OF OPERATIONAL AMPLIFIERS    9**

Sign Changer, Scale Changer, Phase Shift Circuits, Voltage Follower, V-to-I and I-to-V converters, adder, subtractor, Instrumentation amplifier, Integrator, Differentiator, Logarithmic amplifier, Antilogarithmic amplifier, Comparators, Schmitt trigger, Precision rectifier, peak detector, clipper and clamper, Low-pass, high-pass and band-pass Butterworth filters.

**UNIT III    ANALOG MULTIPLIER AND PLL    9**

Analog Multiplier using Emitter Coupled Transistor Pair - Gilbert Multiplier cell – Variable transconductance technique, analog multiplier ICs and their applications, Operation of the basic PLL, Closed loop analysis, Voltage controlled oscillator, Monolithic PLL IC 565, application of PLL for AM detection, FM detection, FSK modulation and demodulation and Frequency synthesizing and clock synchronisation.

**UNIT IV    ANALOG TO DIGITAL AND DIGITAL TO ANALOG CONVERTERS    9**

Analog and Digital Data Conversions, D/A converter – specifications - weighted resistor type, R-2R Ladder type, Voltage Mode and Current-Mode R - 2R Ladder types - switches for D/A converters, high speed sample-and-hold circuits, A/D Converters – specifications - Flash type - Successive Approximation type - Single Slope type – Dual Slope type - A/D Converter using Voltage-to-Time Conversion - Over-sampling A/D Converters, Sigma – Delta converters.

**UNIT V    WAVEFORM GENERATORS AND SPECIAL FUNCTION ICs    9**

Sine-wave generators, Multivibrators and Triangular wave generator, Saw-tooth wave generator, ICL8038 function generator, Timer IC 555, IC Voltage regulators – Three terminal fixed and adjustable voltage regulators - IC 723 general purpose regulator - Monolithic switching regulator, Low Drop – Out (LDO) Regulators - Switched capacitor filter IC MF10, Frequency to Voltage and Voltage to Frequency converters, Audio Power amplifier, Video Amplifier, Isolation Amplifier, Opto-couplers and fibre optic IC.

**TOTAL:45 PERIODS**

**OUTCOMES:**

**Upon completion of the course, the student should be able to:**

- Design linear and non linear applications of OP – AMPS
- Design applications using analog multiplier and PLL
- Design ADC and DAC using OP – AMPS
- Generate waveforms using OP – AMP Circuits
- Analyze special function ICs.

**TEXT BOOKS:**

1. D.Roy Choudhry, Shail Jain, -Linear Integrated Circuits, New Age International Pvt. Ltd., 2018, Fifth Edition. (Unit I – V)
2. Sergio Franco, -Design with Operational Amplifiers and Analog Integrated Circuits, 4th Edition, Tata Mc Graw-Hill, 2016 (Unit I – V)

**REFERENCES:**

1. Ramakant A. Gayakwad, -OP-AMP and Linear ICs, 4th Edition, Prentice Hall / Pearson Education, 2015.
2. Robert F.Coughlin, Frederick F.Driscoll, -Operational Amplifiers and Linear Integrated Circuits, Sixth Edition, PHI, 2001.
3. B.S.Sonde, -System design using Integrated Circuits, 2nd Edition, New Age Pub, 2001.
- Gray and Meyer, -Analysis and Design of Analog Integrate Circuits, Wiley International, 5<sup>th</sup> Edition, 2009.
4. William D.Stanley, -Operational Amplifiers with Linear Integrated Circuits, Pearson Education, 4<sup>th</sup> Edition, 2001.
5. S.Salivahanan & V.S. Kanchana Bhaskaran, -Linear Integrated Circuits, TMH, 2<sup>nd</sup> Edition, 4<sup>th</sup> Reprint, 2016.

Subject Code:EC8453

Year/Semester: II /04

Subject Name: LINEAR INTEGRATED CIRCUITS Subject Handler: Dr. S. KAMATCHI

### UNIT I - BASICS OF OPERATIONAL AMPLIFIERS

Current mirror and current sources, Current sources as active loads, Voltage sources, Voltage References, BJT Differential amplifier with active loads, Basic information about op-amps – Ideal Operational Amplifier - General operational amplifier stages -and internal circuit diagrams of IC 741, DC and AC performance characteristics, slew rate, Open and closed loop configurations – JFET Operational Amplifiers – LF155 and TL082.

#### PART \* A

Q.No.	Questions
1.	<p><b>Define an Integrated circuit. BTL1</b></p> <p>An integrated circuit (IC) is a miniature, low- cost electronic circuit consisting of active and passive components fabricated together on a single crystal of silicon. The active components are transistors and diodes, and passive components are resistors and capacitors.</p>
2	<p><b>What are the basic processes involved in fabricating ICs using planar technology? BTL1</b></p> <ul style="list-style-type: none"> <li>• Silicon wafer (substrate) preparation</li> <li>• Epitaxial growth</li> <li>• Oxidation</li> <li>• Photolithography</li> <li>• Diffusion</li> <li>• Ion Implantation</li> <li>• Isolation technique</li> <li>• Metallization</li> <li>• Assembly processing &amp; packaging</li> </ul>
3	<p><b>List out the steps used in the preparation of Si – wafers. BTL1</b></p> <ul style="list-style-type: none"> <li>• Crystal growth &amp; doping</li> <li>• Ingot trimming grinding</li> <li>• Ingot slicing</li> <li>• Wafer polishing etching</li> <li>• Wafer cleaning</li> </ul>
4	<p><b>Define virtual ground of OP-Amp. BTL1</b></p> <p>A virtual ground is a ground which acts like a ground. It is a point that is at the fixed ground potential (0v), though it is not practically connected to the actual ground or common terminal of the circuit.</p>
5	<p><b>What are the advantages and limitations of ion implantation? BTL1</b></p>

	<p><b>Advantages:</b></p> <ul style="list-style-type: none"> <li>• Accurate control over doping</li> <li>• Very good reproducibility</li> <li>• Precise resistance value</li> <li>• A room temperature process</li> </ul> <p><b>Limitations:</b></p> <ul style="list-style-type: none"> <li>• Annealing at higher temperature is required for avoiding the crystal damage</li> <li>• The possibility of doping implanting through various layers of wafer.</li> </ul>
6	<p><b>Why IC 741 is not used for high frequency applications? BTL2</b>  IC741 has a low slew rate because of the predominance of capacitance present in the circuit at higher frequencies. As frequency increases the output gets distorted due to limited slew rate.</p>
7	<p><b>In practical op-amps, what is the effect of high frequency on its performance? BTL2</b>  The open-loop gain of op-amp decreases at higher frequencies due to the presence of parasitic capacitance. The closed-loop gain increases at higher frequencies and leads to instability.</p>
8	<p><b>Define input offset voltage. BTL1</b>  A small voltage applied to the input terminals to make the output voltage as zero when the two input terminals are grounded is called input offset voltage.</p>
9	<p><b>Define input offset current. State the reasons for the offset currents at the input of the op-amp. BTL1</b>  The difference between the bias currents at the input terminals of the op-amp is called as input offset current. The input terminals conduct a small value of dc current to bias the input transistors. Since the input transistors cannot be made identical, there exists a difference in bias currents.</p>
10	<p><b>Define sensitivity. BTL1</b>  Sensitivity is defined as the percentage or fractional change in output current per percentage or fractional change in power-supply voltage.</p>
11	<p><b>What are the limitations in a temperature compensated zener-reference source? BTL2</b>  A power supply voltage of at least 7 to 10 V is required to place the diode in the breakdown region and that substantial noise is introduced in the circuit by the avalanching diode.</p>
12	<p><b>Define CMRR of an op-amp. (DEC 09) BTL1</b>  The relative sensitivity of an op-amp to a difference signal as compared to a common -mode signal is called the common -mode rejection ratio. It is expressed in decibels.  <math display="block">CMRR = A_d/A_c</math></p>
13	<p><b>What are the applications of current sources? BTL1</b>  Transistor current sources are widely used in analog ICs both as biasing elements and as load devices for amplifier stages.</p>
14	<p><b>Justify the reasons for using current sources in integrated circuits. BTL4</b></p> <ul style="list-style-type: none"> <li>• Superior insensitivity of circuit performance to power supply variations and temperature.</li> <li>• More economical than resistors in terms of die area required providing bias currents of small value.</li> <li>• When used as load element, the high incremental resistances of current source results in high voltage gain at low supply voltages.</li> </ul>
15	<p><b>What is the advantage of widlar current source over constant current source? BTL1</b></p>

	Using constant current source output current of small magnitude (micro amp range) is not attainable due to the limitations in chip area. Widlar current source is useful for obtaining small output currents. Sensitivity of widlar current source is less compared to constant current source.
16	<p><b>Mention the advantages of Wilson current source. BTL1</b></p> <ul style="list-style-type: none"> <li>• Provides high output resistance.</li> <li>• Offers low sensitivity to transistor base currents.</li> </ul>
17	<p><b>Mention the advantages of integrated circuits over discrete components. (May2010) BTL1</b></p> <ul style="list-style-type: none"> <li>• Miniaturization and hence increased equipment density.</li> <li>• Cost reduction due to batch processing.</li> <li>• Increased system reliability due to the elimination of soldered joints.</li> <li>• Improved functional performance.</li> <li>• Matched devices.</li> <li>• Increased operating speeds.</li> <li>• Reduction in power consumption.</li> </ul>
18	<p><b>Define sheet resistance. (May 2010) BTL1</b> Sheet resistance is defined as the resistance in ohms /square offered by the diffused area.</p>
19	<p><b>What is the use of buried n+ layer in monolithic IC transistor? (MAY 2010) BTL1</b> The buried n+ layer provides a low resistance path in the active collector region for the flow of current.</p>
20	<p><b>What is active load? Where it is used and why? (MAY/JUNE 2010) BTL1</b> The active load realized using current source in place of the passive load in the collector arm of differential amplifier makes it possible to achieve high voltage gain without requiring large power supply voltage.</p>
21	<p><b>Why open loop OP-AMP configurations are not used in linear applications? (May/June 2010) BTL2</b> The open loop gain of the op-amp is not a constant and it varies with changing the temperature and variations in power supply. Also the bandwidth of the open loop op-amp is negligibly small. For this reasons open loop OP-AMP configurations are not used in linear applications.</p>
22	<p><b>What are the two common methods for obtaining integrated capacitors? (May 2010) BTL2</b></p> <ul style="list-style-type: none"> <li>• Monolithic junction capacitor</li> <li>• Thin-film capacitor</li> </ul>
23	<p><b>Define slew rate. (MAY 2010) BTL1</b> The slew rate is defined as the maximum rate of change of output Voltage caused by a step input voltage. An ideal slew rate is infinite which means that op- amp's output voltage should change instantaneously in response to input step voltage.</p>
24	<p><b>What causes slew rate? (DEC 09) BTL1</b> There is a capacitor with-in or outside of an op-amp to prevent oscillation. The capacitor which prevents the output voltage from responding immediately to a fast changing input.</p>
25	<p><b>What happens when the common terminal of V+ and V- sources is not grounded? (DEC 09) BTL1</b> If the common point of the two supplies is not grounded, twice the supply voltage will get applied and it may damage the op-amp.</p>
	<b>PART * B</b>
1	<b>Describe the AC performance characteristics of an operational amplifier. (8M) BTL2</b>

**Answer: page 112 – 115 LIC D. Roy Choudhury**

Frequency Response


(2M)

Infinite Bandwidth at ideal condition.

At higher frequencies practical op-amp gain rolls off.

High frequency op-amp circuit figure 1.18

(2M)



**Fig 1.18 Equivalent circuit of practical circuit**

Magnitude characteristics


(2M)

Phase Characteristics

(2M)

The magnitude and phase angle characteristics:

1. For frequency  $f \ll f_1$  the magnitude of the gain is  $20 \log A_{OL}$  in db.
2. At frequency  $f = f_1$  the gain is 3 dB down from the dc value of  $A_{OL}$  in db. This frequency  $f_1$  is called corner frequency.
3. For  $f \gg f_1$  the gain rolls off at the rate of  $-20\text{dB/decade}$  or  $-6\text{dB/decade}$ .



**What is slew rate? Discuss the methods of improving slew rate. (10M) (Nov/Dec 2008), (May/June 2009), (Nov/Dec 2009) BTL2**

**Answer: page 123 – 125 LIC D. Roy Choudhury**

2

- Slew rate limits Op-amp speed
- Capacitor prevents output voltage from responding immediately.

(2M)

$$\frac{dV_c}{dt} = \frac{I}{C}$$

(3M)

- Maximum rate of change of output voltage

- Slew rate =  $0.5 v / 10^{-6} s$

(2M)

- $SR = 2fV_m v / 10^{-6} s$



(3M)

$$f_{max} (Hz) = \frac{\text{slew rate}}{6.28 \times V_m} \times 10^6$$




3

**a) What is an active load? Explain differential amplifier with active load. (6M) (May/June 2009)**

	<p><b>b) Explain pole-zero compensation (7M) (Nov/Dec 2008) (BTL2)</b>  <b>Answer: page 77 – 78, 120 – 122 LIC D. Roy Choudhury</b></p> <ul style="list-style-type: none"> <li>Differential amplifier with active load (4M)</li> <li>Circuit behaves as a transconductance amplifier.</li> <li>Gain proportional to load resistor <math>R_c</math>.</li> <li>Two limitations to increase <math>R_c</math>.</li> <li>Requires large chip area</li> <li>Quiescent drop across it increases.</li> <li><math>I_L = I_1 - I_2 = g_m(V_1 - V_2) = g_m V_d</math> (2M)</li> </ul> <p><b>Pole zero compensation</b> (4M)</p> <ul style="list-style-type: none"> <li>Transfer function A alters</li> <li>Add both pole and a zero</li> <li>Zero at higher frequency than pole</li> <li><math>Z_1 = R_1</math> and <math>Z_2 = R_2 + 1/(j\omega C_2)</math> (2M)</li> <li><math>A' = \frac{V_0}{V_I} = \frac{v_0}{v_2} \cdot \frac{v_2}{v_i}</math> (1M)</li> </ul>
4	<p><b>Describe the DC performance characteristics of operational amplifier. (13M) (Nov/Dec 2014) BTL 2</b>  <b>Answer: page 104 – 111 LIC D. Roy Choudhury</b></p> <ul style="list-style-type: none"> <li>Input Bias current (3M)</li> </ul> $I_B = \frac{I_B^+ + I_B^-}{2}$ <p>Input Offset Voltage (3M)</p> $V_O = \left(1 + \frac{R_f}{R_1}\right) V_{ios}$ <p>Input Offset current (3M)</p> $I_{os} = I_B^+ - I_B^-$ $V_o = R_f I_{os}$ <p>Thermal drift (4M)</p> <p>Bias current, offset current, offset voltage change with temperature.  Current drift expressed <math>nA/^\circ C</math>  Voltage drift expressed <math>mV/^\circ C</math>  Careful PCB, forced air cooling – reduce thermal drift</p>
5	<p><b>Explain the working of Widlar current source.(8M)(Nov/Dec 2008)(Nov/Dec 2009) BTL2</b>  <b>Answer: page 68 – 69 LIC D. Roy Choudhury</b></p> <ul style="list-style-type: none"> <li>limitation of basic current mirror – not suitable for low value current source (2M)</li> <li><math>R_1</math> required high – impossible to fabricate in IC (2M)</li> <li>Widlar current source suitable for low value of currents</li> <li>Circuit differs only in resistance <math>R_e</math> in <math>Q_2</math></li> <li>Current <math>I_o</math> smaller than <math>I_{c1}</math></li> <li>Due to <math>R_e</math> base emitter voltage <math>V_{be2} \ll V_{be1}</math> (2M)</li> <li>Basic current mirror circuit, <math>I_o = I_{ref}</math> <math>I_{ref} = \frac{V_{cc}}{R_1}</math> (2M)</li> </ul>
6	<p><b>Discuss the frequency compensation in operational amplifier. (13M) (May/June 2009) BTL2</b>  <b>Answer: page 119 – 122 LIC D. Roy Choudhury</b></p> <ul style="list-style-type: none"> <li>Dominant pole compensation</li> </ul>

	<ul style="list-style-type: none"> <li>• External frequency compensation method (1M)</li> <li><math>A' = \frac{V_o}{V_i}</math> (2M)</li> <li><math>f_d = \frac{1}{2\pi RC}</math> (2M)</li> <li>• <math>f_d &lt; f_1 &lt; f_2 &lt; f_3</math> (2M)</li> <li>• Pole zero compensation (1M)</li> <li>• External frequency compensation method (1M)</li> <li>• Transfer function A alters (1M)</li> <li>• Add both pole and a zero (1M)</li> <li>• Zero at higher frequency than pole (2M)</li> <li>• <math>Z_1 = R_1</math> and <math>Z_2 = R_2 + 1/j\omega c_2</math> (1M)</li> <li>• <math>A' = \frac{V_o}{V_i} = \frac{V_o}{V_2} \cdot \frac{V_2}{V_i}</math> (2M)</li> </ul>
<p>7</p>	<p><b>Draw the inverting and non-inverting amplifier circuits of an op-amp in closed loop configuration. Obtain the expressions for the closed loop gain in these circuits. (10M)</b>  <b>(Nov/Dec 2017) BTL2</b>  <b>Answer: page 43 – 48 LIC D. Roy Choudhury</b></p> <p><b>Inverting amplifier</b> (5M)</p>  <p>Open - loop Inverting Amplifier</p> <p><math>A_{CL} = \frac{V_o}{V_i} = -\frac{R_f}{R_1}</math> where, A = closed loop gain</p> <p><b>Non - Inverting amplifier</b> (5M)</p>  <p>Open - loop Non - Inverting Amplifier</p>



	$A_{CL} = \frac{v_o}{v_i} = 1 + \frac{R_f}{R_1}$ where A = closed loop gain
<p>8</p>	<p><b>What is a current mirror? Give the current mirror circuit analysis. (8M) (Nov/Dec 2009)</b>            BTL2  <b>Answer: page 65 – 67 LIC D. Roy Choudhury</b>            Basic current mirror circuit figure 1.1            Output current characteristics figure 1.2 (6M)</p> <div style="display: flex; justify-content: space-around;">   </div> <p style="text-align: center;"><b>Fig. 1.1 Current mirror circuit    Fig 1.2 Current source output current characteristics</b></p> <p>Collector current independent of collector voltage            Bases and emitter of Q1,Q2 tied together.  <math>I_o = I_{ref}</math> (2M)</p>
	<p><b>PART *C</b></p>
<p>1</p>	<p><b>Discuss about the principle of operation differential amplifier using BJT.(15M) (Apr/May 2018) (BTL 2)</b>  <b>Answer: page 53 – 61 LIC D. Roy Choudhury</b>            Basic differential amplifier using BJT figure 1.12 (6M)</p> <div style="text-align: center;">  </div> <p style="text-align: center;"><b>Fig. 1.12 Block diagram of Differential amplifier</b></p> <p>Types of operation            Common mode and Differential mode operation (9M)            Current mirror with active load figure 1.13</p>





Fig. 1.13 BJT differential amplifier with current mirror active load

Explain about Ideal Op-amp in detail with suitable diagrams.(15M) (Apr/May 2018) BTL 2  
 Answer: page 41 – 48 LIC D. Roy Choudhury  
 Ideal op-amp (6M)

**Op-amp symbol**



- Ideal characteristics (1M)
- Open loop voltage gain  $A = \infty$  (2M)
- Input impedance  $R_i = \infty$  (2M)
- Output impedance  $R_o = 0$  (2M)
- Bandwidth  $BW = \infty$  (1M)
- Zero offset  $V_0 = 0$ , when  $V_1 = 0, V_2 = 0$
- $V_d = V_1 - V_2$  (1M)

With a help of a diagram, explain the various stages present in an operational amplifier. (15M) (Nov/Dec 2017) (BTL 2)

Answer: page 41 – 48 LIC D. Roy Choudhury

- Differential amplifier (1M)
- Level translator (1M)
- Gain Stage (3M)
- Output stage, input stage (2M)
- Bias Circuit (3M)
- Diagram figure 1.17 (5M)




Fig. 1.17 Internal stages of Op-amp

Subject Code:EC8453

Year/Semester: II /04

Subject Name: LINEAR INTEGRATED CIRCUITS

Subject Handler: Dr. S. KAMATCHI

<b>UNIT II - APPLICATIONS OF OPERATIONAL AMPLIFIERS</b>	
Sign Changer, Scale Changer, Phase Shift Circuits, Voltage Follower, V-to-I and I-to-V converters, adder, subtractor, Instrumentation amplifier, Integrator, Differentiator, Logarithmic amplifier, Antilogarithmic amplifier, Comparators, Schmitt trigger, Precision rectifier, peak detector, clipper and clamper, Low-pass, high-pass and band-pass Butterworth filters.	
<b>PART * A</b>	
<b>Q.No.</b>	<b>Questions</b>
1.	<p><b>Mention some of the linear applications of op – amps. (DEC 09) BTL 2</b></p> <ul style="list-style-type: none"> <li>• Adder, sub tractor,</li> <li>• Voltage –to current converter,</li> <li>• current –to- voltage converters,</li> <li>• Instrumentation amplifier,</li> <li>• Analog computation</li> <li>• power amplifier</li> </ul>
2	<p><b>Mention some of the non – linear applications of op-amps. BTL 2</b></p> <ul style="list-style-type: none"> <li>• Rectifier, peak detector,</li> <li>• clipper, clamper,</li> <li>• sample and hold circuit,</li> <li>• log amplifier, anti –log amplifier</li> </ul>
3	<p><b>What are the areas of application of non-linear op- amp circuits? BTL 1</b></p> <ul style="list-style-type: none"> <li>• Industrial instrumentation</li> <li>• Communication</li> <li>• Signal processing</li> </ul>
4	<p><b>What is voltage follower?(MAY 2010) BTL 1</b> A circuit in which output follows the input is called voltage follower.</p>
5	<p><b>What is the need for an instrumentation amplifier? BTL 1</b> In a number of industrial and consumer applications, the measurement of physical quantities is usually done with the help of transducers. The output of transducer has to be amplified So that it can drive the indicator or display system. This function is performed by an instrumentation amplifier.</p>
6	<p><b>List the features of instrumentation amplifier. BTL 1</b></p> <ul style="list-style-type: none"> <li>• High gain accuracy</li> <li>• High CMRR</li> <li>• High gain stability with low temperature co-efficient 4 low DC offset</li> <li>• Low output impedance</li> </ul>
7	<p><b>What are the applications of V-I converter? BTL 1</b></p> <ul style="list-style-type: none"> <li>• Low voltage dc and ac voltmeter</li> <li>• LED</li> <li>• Zener diode tester</li> </ul>
8	<p><b>Define Band pass filter. (MAY 2010) BTL 1</b></p>

	The band pass filter is the combination of high and low pass filters, and this allows a specified range of frequencies to pass through.
9	<b>Write transfer function of op amp as an integer. (MAY 2010) BTL 1</b> The transfer function of the integer is $ A  = 1/\omega R_1 C_f$
10	<b>What do you mean by a precision diode? BTL 1</b> The major limitation of ordinary diode is that it cannot rectify voltages below the cut – in voltage of the diode. A circuit designed by placing a diode in the feedback loop of an op – amp is called the precision diode and it is capable of rectifying input signals of the order of milli volt.
11	<b>Write down the applications of precision diode. BTL 1</b> <ul style="list-style-type: none"> <li>• Half - wave rectifier</li> <li>• Full - Wave rectifier</li> <li>• Peak – value detector</li> <li>• Clipper</li> <li>• Clamper</li> </ul>
12	<b>Define Logarithmic and antilogarithmic amplifier. (MAY 2010) BTL 1</b> When a logarithmic PN junction is used in the feedback network of op-amp, the circuit exhibits log or antilog response. The logarithmic amplifier is a current to voltage converter with the transfer characteristics $v_0 = v_i \ln(I_f/I_i)$ . Antilog amplifier is a decoding circuit which converts the logarithmically encoded signal back to the original signal levels as given by $v_1 = v R_{10} - k v_i$ .
13	<b>Differentiate Schmitt trigger and comparator. BTL 4</b> <ul style="list-style-type: none"> <li>• It compares the input signal with references voltage then yields the output voltage</li> <li>• It need not consist of feedback</li> <li>• comparator output need not to be square wave</li> </ul>
14	<b>List the applications of Log amplifiers. BTL 1</b> <ul style="list-style-type: none"> <li>• Analog computation may require functions such as <math>\ln x</math>, <math>\log x</math>, <math>\sin hx</math> etc. These functions can be performed by log amplifiers</li> <li>• Log amplifier can perform direct dB display on digital voltmeter and spectrum analyzer</li> <li>• Log amplifier can be used to compress the dynamic range of a signal</li> </ul>
15	<b>What are the limitations of the basic differentiator circuit? BTL 1</b> <ul style="list-style-type: none"> <li>• At high frequency, a differentiator may become unstable and break into oscillations</li> <li>• The input impedance decreases with increase in frequency , thereby making the circuit sensitive to high frequency noise.</li> </ul>
16	<b>Write down the condition for good differentiation. BTL 1</b> <ul style="list-style-type: none"> <li>• For good differentiation, the time period of the input signal must be greater than or equal to <math>R_f C_1</math></li> <li>• <math>T &gt; R_f C_1</math> Where, <math>R_f</math> is the feedback resistance</li> <li>• <math>C_f</math> is the input capacitance</li> </ul>
17	<b>What is a comparator? (MAY 2010) BTL 1</b> A comparator is a circuit which compares a signal voltage applied at one input of an op amp with a known reference voltage at the other input. It is an open loop op - amp with output + $V_{sat}$ .
18	<b>What are the applications of comparator? BTL 1</b> <ul style="list-style-type: none"> <li>• Zero crossing detectors</li> </ul>

	<ul style="list-style-type: none"> <li>Window detector</li> <li>Time marker generator</li> <li>Phase detector</li> </ul>
19	<p><b>What is a Schmitt trigger? (DEC 09, MAY 10) BTL 1</b></p> <p>Schmitt trigger is a regenerative comparator. It converts sinusoidal input into a square wave output. The output of Schmitt trigger swings between upper and lower threshold voltages, which are the reference voltages of the input waveform.</p>
20	<p><b>What is a multivibrator? BTL 1</b></p> <p>Multi vibrators are a group of regenerative circuits that are used extensively in timing applications. It is a wave shaping circuit which gives symmetric or asymmetric square output. It has two states stable or quasi- stable depending on the type of multivibrator.</p>
21	<p><b>What do you mean by monostable multivibrator? BTL 1</b></p> <ul style="list-style-type: none"> <li>Monostable multivibrator is one which generates a single pulse of specified duration in response to each external trigger signal. It has only one stable state.</li> <li>Application of a trigger causes a change to the quasi-stable state.</li> <li>An external trigger signal generated due to charging and discharging of the capacitor produces the transition to the original stable state.</li> </ul>
22	<p><b>What is an astable multivibrator? BTL 1</b></p> <p>Astable multivibrator is a free running oscillator having two quasi-stable states. Thus, there are oscillations between these two states and no external signal are required to produce the change in state.</p>
23	<p><b>What are the characteristics of a comparator? BTL 1</b></p> <ul style="list-style-type: none"> <li>Speed of operation</li> <li>Accuracy</li> <li>Compatibility of the output</li> </ul>
24	<p><b>What is a filter? BTL 1</b></p> <p>Filter is a frequency selective circuit that passes signal of specified band of frequencies and attenuates the signals of frequencies outside the band.</p>
25	<p><b>What are the demerits of passive filters? BTL 1</b></p> <p>Passive filters works well for high frequencies. But at audio frequencies, the inductors become problematic, as they become large, heavy and expensive. For low frequency applications, more number of turns of wire must be used which in turn adds to the series resistance degrading inductor's performance ie, low Q, resulting in high power dissipation.</p>
	<b>PART * B</b>
1	<p><b>With neat sketch explain the operation of a 3 op-amp instrumentation amplifier. (13M) (Nov/Dec 2014) BTL 1</b></p> <p><b>Answer: page 141 – 144 LIC D.Roy Choudhury</b></p> <ul style="list-style-type: none"> <li>High gain accuracy (1M)</li> <li>High CMRR (1M)</li> <li>High gain stability with low temperature coefficient (1M)</li> <li>Low dc offset (1M)</li> <li>Low output impedance (1M)</li> <li><math>V_0 = \frac{R_2}{R_1}(V_1 - V_2)</math> (2M)</li> </ul>

Instrumentation Amplifier figure 2.18, 2.19

(6M)




Fig. 2.18 Basic Differential Amplifier




Fig. 2.19 Instrumentation Amplifier

With neat diagram explain logarithmic amplifier and antilogarithmic amplifier. (13M) (May/ June 2014) BTL1

Answer: page 155 – 159 LIC D.Roy Choudhury

Direct DB display on digital voltmeter, spectrum analyzer.

(2M)

Compress dynamic range of signal.

(1M)

Diagram:

(5M)

**2.11 Log and Antilog Amplifier:**

**Log Amplifier:**

$$V_o = V_i \ln(I_f / I_i)$$





Fig 2.28 Fundamental log-amp Circuit and its characteristics

$$V_o = -\frac{kT}{q} \ln\left(\frac{V_i}{R_1 I_S}\right) = -\frac{kT}{q} \ln\left(\frac{V_i}{V_R}\right)$$

Anti – log Amplifier:

(5M)



$$I_i = I_c = I_s \left( e^{\frac{\eta V_{BE}}{kT}} \right) \text{ and } V_o = R_f I_s \left( e^{\frac{\eta V_{BE}}{kT}} \right)$$


With neat diagram explain the application of op-amp as precision rectifier, clipper and clamper. (13M) (May/ June 2014) BTL2

Answer: page 148 – 153 LIC D.Roy Choudhury

Typical applications of precision diode

Half wave rectifier and waveform figure 2.41

(3M)



3

Fig. 2.41 Half wave rectifier and its operation

The circuit operation can mathematically be expressed as

$$V_o = 0 \quad \text{when } V_i > 0 \text{ and}$$


$$V_o = R_f/R_i V_i \quad \text{for } V_i < 0$$

The voltage  $V_{OA}$  at the op amp output is  $V_{OA} = -0.7V$  for  $V_i > 0$

$$V_{OA} = R_f/R_i V_i + 0.7V \quad \text{for } V_i < 0$$

Full wave rectifier

(3M)





Clipper and waveform figure 2.44,2.45

(7M)




Fig. 2.44 Positive Clipper




Fig 2.45 Positive clipper input output waveforms

Clamper and waveform figure 2.48,2.49




Fig.2.48 Positive -Negative clampers




Fig.2.49 Input and output waveform with +Vref

4

What is an active integrator? Explain the working of an active integrator. (8M) (Nov/Dec

2009) BTL2

Answer: page 168 – 171 LIC D.Roy Choudhury

Integrator – simple low pass RC circuit

(1M)

Inverting integrator

(1M)

$$A = \frac{1}{\omega R_1 C_f}$$

(1M)

Integrator circuit figure 2.21

(5M)




Fig 2.21 Integrator Circuit

$$i_1 = I_B + i_f$$

Since  $I_B$  is negligible small,  $i_1 \approx i_f$

With a neat circuit diagram explain the working of op-amp based Schmitt trigger. (8M)

(Nov/Dec 2009) BTL2

Answer: page 212 – 214 LIC D.Roy Choudhury

$$V_{UT} = \frac{V_{ref}R_1}{R_1+R_2} + \frac{R_2V_{sat}}{R_1R_2}$$

(1M)

$$V_{LT} = \frac{V_{ref}R_1}{R_1+R_2} - \frac{R_2V_{sat}}{R_1R_2}$$

(1M)

$$V_H = V_{UT} - V_{LT}$$


(2M)

$$V_H = \frac{2R_2V_{sat}}{R_1+R_2}$$

(4M)

Schmitt trigger figure 2.38

5



**Fig.2.38 Schmitt Trigger circuit and hysteresis phenomenon**

**Design an op-amp based second order active low pass filter with cut off frequency 2KHz. (8M) (Nov/Dec 2011) BTL3**

**Answer: page 265 – 268 LIC D.Roy Choudhury**


$V_o = A_o V_B$  (1M)

$V_B$  voltage at node B

Step response, dampening coefficient, cause its effects

Low pass filter figure 2.55 (3M)

6



**Fig. 2.55 second order LP Butterworth filter**

**Design:** (4M)

- Choose a value for a high cut off freq. (fHz).
- To simplify the design calculations, set  $R_2 = R_3 = R$  and  $C_2 = C_3 = C$  then choose a value of  $C \leq 1\mu f$ .
- Calculate the value of  $R$   $R = 1/2\pi f_h C$
- Finally, because of the equal resistor ( $R_2 = R_3$ ) and capacitor ( $C_2 = C_3$ ) values, the pass band volt gain  $A_F = 1 + R_F / R_1$  of the second order had to be = to 1.586.  $R_F = 0.586 R_1$ .
- Hence choose a value of  $R_1 \leq 100k\Omega$ .
- Calculate the value of  $R_F$ .

7


**Write in detail about summing amplifier. (8M) BTL2**

**Answer: page 135 – 137 LIC D.Roy Choudhury**

**Inverting summing amplifier figure 2.13**

(4M)


$$V_o = - \left( \frac{V_1 + V_2 + V_3}{3} \right)$$



**Fig. 2.13 inverting summer**

Non inverting summing amplifier figure 2.14

$$V_o = \left( 1 + \frac{R_f}{R} \right) V_a$$



**Fig.2.14 Non inverting summer**

(4M)

Explain voltage follower with neat sketch. (8M) BTL2

Answer: page 49 – 50 LIC D.Roy Choudhury

$R_f = 0, R_1 = \infty$

Non inverting amplifier

Output voltage follows input voltage

Buffer for impedance matching

Connect a high impedance source to a low impedance load

Diagram :

(1M)

(1M)


(1M)

(1M)

(1M)

(3M)

8



**PART \*C**

1

Sketch the basic circuit using op-amp to perform the mathematical operation of differentiation and explain. What are the limitations of an ordinary op-amp differentiator? Draw and explain the circuit of a practical differentiator that will eliminate these limitations.

(15M) (May/June 2012) BTL3.

Answer: page 164 – 170 LIC D.Roy Choudhury  
 Differentiator circuit and waveform figure 2.24,2.25  
 Contains capacitor at input

(7M)

$$V_o = -R_f C_1 \frac{dv_i}{dt}$$




Fig 2.24 Basic Differentiator




Fig. 2.25 Frequency response of differentiator

Integrator circuit figure 2.21  
 Integrator – simple low pass RC circuit  
 Inverting integrator

(8M)

$$A = \frac{1}{\omega R_1 C_f}$$




Fig 2.21 Integrator Circuit

$$i_1 = I_B + i_f$$

Since  $I_B$  is negligible small,  $i_1 \approx i_f$

- a) Explain the working of an op-amp based regenerative comparator circuit? (8M) (May/June 2012), (Nov/Dec 2011).  
 b) Design an op-amp based second order active low pass filter with cut off frequency 2KHz. (7M) BTL3

Answer: page 212 – 215,265 - 267 LIC D.Roy Choudhury

$$V_{UT} = \frac{V_{ref}R_1}{R_1+R_2} + \frac{R_2V_{sat}}{R_1R_2} \quad (1M)$$

$$V_{LT} = \frac{V_{ref}R_1}{R_1+R_2} - \frac{R_2V_{sat}}{R_1R_2} \quad (1M)$$

$$V_H = V_{UT} - V_{LT} \quad (1M)$$

$$V_H = \frac{2R_2V_{sat}}{R_1+R_2} \quad (1M)$$

Schmitt trigger figure 2.38 (4M)

2




Fig.2.38 Schmitt Trigger circuit and hysteresis phenomenon


II ORDER HPF:

$$V_o = A_o V_B \quad (1M)$$

$V_B$  voltage at node B (1M)

Step response, dampening coefficient, cause its effects  
Diagram:

(1M)  
(4M)



a) Draw and explain the circuit of a voltage to current converter if the load is (i) floating (4M)  
(ii) Grounded (4M) (May/June 2012)

b) Draw and explain the circuit of a current to voltage converter. (7M) BTL3

Answer: page 146 – 147 LIC D.Roy Choudhury

Floating load figure 2.7

(4M)

Output voltage  $V_o = 2V_i$

$V_o = V_i + V_o - IiR$

Where  $V_i = iLR$

Application – LED, zener diode tester, low voltage dc, ac voltmeter

3




Fig. 2.7 Voltage to Current Converter with floating loads (V/I):


Writing KVL for the input loop,

Voltage  $V_{id} = V_f$  and  $I_B = 0$ ,  $V_i = R_L i_o$  where  $i_o = \frac{V_i}{R_L}$

With grounded load:

(4M)





Current to voltage converter figure 2.9

(7M)

$$R = R_f$$


$$I_1 + I_2 = I_L$$

$$(V_i + V_o)/R + (V_o - V_i)/R = I_L$$

$$V_o = (V_i + V_o - I_L R)/2 \text{ and gain} = 1 + R/R = 2.$$

$$\therefore V_i = I_L R ; I_L = V_i / R$$

**Current to Voltage Converter (I – V):**



**Fig. 2.9 Non inverting current to voltage convertor**



Subject Code: EC8453

Year/Semester: II /04



Subject Name: LINEAR INTEGRATED CIRCUITS



Subject Handler: Dr. S. KAMATCHI

UNIT III - ANALOG MULTIPLIER AND PLL	
Analog Multiplier using Emitter Coupled Transistor Pair - Gilbert Multiplier cell – Variable trans conductance technique, analog multiplier ICs and their applications, Operation of the basic PLL, Closed loop analysis, Voltage controlled oscillator, Monolithic PLL IC 565, application of PLL for AM detection, FM detection, FSK modulation and demodulation and Frequency synthesizing and clock synchronisation.	
<b>PART * A</b>	
Q.No.	Questions
1.	<b>List the basic building blocks of PLL. BTL1</b> <ul style="list-style-type: none"> <li>• Phase detector/comparator</li> <li>• Low pass filter</li> <li>• Error amplifier</li> <li>• Voltage controlled oscillator</li> </ul>
2	<b>Define FSK modulation.(MAY 2010) BTL1</b> FSK is a type of frequency modulation in which the binary data or code is transmitted by means of a carrier frequency that is shifted between two fixed frequency namely mark(logic1) and space frequency(logic 0).
3	<b>What is analog multiplier?(MAY 2010) BTL1</b> A multiplier produces an output $V_0$ , which is proportional to the product of two inputs $V_x$ and $V_y$ . $V_0 = K V_x V_y$
4	<b>List out the various methods available for performing for analog multiplier. BTL1</b> <ul style="list-style-type: none"> <li>• Logarithmic summing technique</li> <li>• Pulse height /width modulation technique</li> <li>• Variable trans conductance technique</li> <li>• Multiplication using gilbert cell</li> <li>• Multiplication technique using trans conductance technique</li> </ul>
5	<b>Mention some areas where PLL is widely used. (DEC 2009) BTL1</b> <ul style="list-style-type: none"> <li>• Radar synchronizations</li> <li>• Satellite communication systems</li> <li>• Air borne navigational systems</li> <li>• FM communication systems</li> <li>• Computers.</li> </ul>
6	<b>What are the three stages through which PLL operates? BTL1</b> <ul style="list-style-type: none"> <li>• Free running</li> <li>• Capture</li> <li>• Locked/ tracking</li> </ul>
7	<b>Define lock-in range of a PLL. (MAY 2010) BTL1</b> The range of frequencies over which the PLL can maintain lock with the incoming signal is called the lock-in range or tracking range. It is expressed as a percentage of the VCO free running frequency.

8	<p><b>Define capture range of PLL. (MAY 2010) BTL1</b></p> <p>The range of frequencies over which the PLL can acquire lock with an input signal is called the capture range. It is expressed as a percentage of the VCO free running frequency.</p>
9	<p><b>Write the expression for FSK modulation.(MAY 2010) BTL1</b></p> <p>The expression for FSK modulation is,  <math display="block">\Delta f = f_2 - f_1 / k_0</math></p>
10	<p><b>Define free running mode .(MAY 2010) BTL1</b></p> <p>An interactive computer mode that allows more than one user to have simultaneous use of a program.</p>
11	<p><b>For perfect lock, what should be the phase relation between the incoming signal and VCO output signal? BTL2</b></p> <p>The VCO output should be 90 degrees out of phase with respect to the input signal.</p>
12	<p><b>Give the classification of phase detector. BTL1</b></p> <ul style="list-style-type: none"> <li>• Analog phase detector .</li> <li>• Digital phase detector</li> </ul>
13	<p><b>What is a switch type phase detector? BTL1</b></p> <p>An electronic switch is opened and closed by signal coming from VCO and the input signal is chopped at a repetition rate determined by the VCO frequency. This type of phase detector is called a half wave detector since the phase information for only one half of the input signal is detected and averaged.</p>
14	<p><b>What are the problems associated with switch type phase detector? BTL1</b></p> <ul style="list-style-type: none"> <li>• The output voltage <math>V_e</math> is proportional to the input signal amplitude. This is undesirable because it makes phase detector gain and loop gain dependent on the input signal amplitude.</li> <li>• The output is proportional to <math>\cos\phi</math> making it non linear.</li> </ul>
15	<p><b>What is a voltage controlled oscillator? BTL1</b></p> <p>Voltage controlled oscillator is a free running multi vibrator operating at a set frequency called the free running frequency. This frequency can be shifted to either side by applying a dc control voltage and the frequency deviation is proportional to the dc control voltage</p>
16	<p><b>Define Voltage to Frequency conversion factor. BTL1</b></p> <p>Voltage to Frequency conversion factor is defined as,  <math display="block">K_v = f_o / V_c = 8f_o / V_{cc}</math> Where, <math>V_c</math> is the modulation voltage fo frequency shift.</p>
17	<p><b>What is the purpose of having a low pass filter in PLL? BTL1</b></p> <ul style="list-style-type: none"> <li>• It removes the high frequency components and noise.</li> <li>• Controls the dynamic characteristics of the PLL such as capture range, lock-in range, band-width and transient response.</li> <li>• The charge on the filter capacitor gives a short- time memory to the PLL</li> </ul>
18	<p><b>Discuss the effect of having large capture range. BTL2</b></p> <p>The PLL cannot acquire a signal outside the capture range, but once captured, it will hold on till the frequency goes beyond the lock-in range. Thus, to increase the ability of lock range, large capture range is required. But, a large capture range will make the PLL more susceptible to noise and undesirable signal.</p>
19	<p><b>Mention some typical applications of PLL. BTL1</b></p>


	<ul style="list-style-type: none"> <li>• Frequency multiplication/division</li> <li>• Frequency translation</li> <li>• AM detection</li> <li>• FM demodulation</li> <li>• FSK demodulation.</li> </ul>
20	<p><b>What is a compander IC? Give some examples.(DEC 2009) BTL1</b></p> <p>The term commanding means compressing and expanding. In a communication system, the audio signal is compressed in the transmitter and expanded in the receiver. Examples: LM 2704- LM 2707; NE 570/571.</p>
21	<p><b>What are the merits of companding? BTL1</b></p> <ul style="list-style-type: none"> <li>• The compression process reduces the dynamic range of the signal before it is transmitted.</li> <li>• Companding preserves the signal to noise ratio of the original signal and avoids non linear distortion of the signal when the input amplitude is large.</li> <li>• It also reduces buzz,bias and low level audio tones caused by mild interference.</li> </ul>
22	<p><b>List the applications of analog multipliers.(May/June 2013) BTL1</b></p> <ul style="list-style-type: none"> <li>• Analog computer</li> <li>• Analog signal processing</li> <li>• Automatic gain control</li> <li>• True RMS converter</li> <li>• Analog filter (especially voltage-controlled filters)</li> <li>• PAM-pulse amplitude modulation</li> </ul>
23	<p><b>In what way VCO is different from other oscillator. (May/June 2012) BTL2</b></p> <ul style="list-style-type: none"> <li>• To adjust the output frequency to match (or perhaps be some exact multiple of) an accurate external reference.</li> <li>• Where the oscillator drives equipment that may generate radio-frequency interference, adding a varying voltage to its control input can disperse the interference spectrum to make it less objectionable. See spread spectrum clock.</li> </ul>
24	<p><b>List the applications of NE565. (Nov/Dec2010) BTL1</b></p> <ul style="list-style-type: none"> <li>• Frequency multiplier</li> <li>• FM Demodulator is the applications of NE565.</li> </ul>
25	<p><b>Why the VCO is called voltage to frequency converter? (Nov/Dec 2012) BTL1</b></p> <p>The VCO provides the linear relationship between the applied voltage and the oscillation frequency. Applied voltage is called control voltage. The control of frequency with the help of control voltage is also called voltage to frequency conversion. Hence VCO is also called voltage to frequency converter.</p>
<b>PART * B</b>	
1	<p><b>Explain the working of voltage controlled oscillator.(8M) (Nov/Dec 2009), (April/May 2010) BTL2</b></p> <p><b>Answer: page 334 – 336 LIC D. Roy Choudhury</b> IC signetics NE/SE566 (4M)</p>

	 <p>Application – converts EEGs, EKGs to AF range.              Fo changes with change in Rt, Ct, voltage at pin 5.              Voltage to frequency conversion factor  <math display="block">K_v = \frac{\Delta f_o}{\Delta V_c}</math>  <math display="block">K_v = \frac{8f_o}{V_c}</math></p>
2	<p><b>Draw the pin configuration of PLL IC 565. (8M) BTL1</b>  <b>Answer: page 337 – 342 LIC D. Roy Choudhury</b>              Pin configuration:</p>  <p style="text-align: center;"><i>14-Pin DIP Package</i></p> <ul style="list-style-type: none"> <li>• The important electrical characteristics of 565 PLL,</li> <li>• Operating frequency range: 0.001Hz to 500 KHz.</li> <li>• Operating voltage range: ±6 to ±12v</li> <li>• Input level required for tracking: 10mv rms min to 3 Vpp max</li> <li>• Input impedance: 10 K ohms typically.</li> <li>• Output sink current: 1mA</li> <li>• Output source current: 10 Ma</li> </ul>
3	<p><b>Brief about PLL application Frequency multiplication / Division. (8M) BTL2</b>  <b>Answer: page 342 – 343 LIC D. Roy Choudhury</b></p> <ul style="list-style-type: none"> <li>• Divide by N network</li> <li>• Frequency divider insert between the VCO &amp; phase comparator.</li> </ul>

	<ul style="list-style-type: none"> <li>• Output of the divider locks to <math>f_{IN}</math>.</li> <li>• VCO runs at multiple of input frequency. (2M)</li> <li>• Desired amount of multiplication obtains by selecting a proper divide-by-N network,</li> <li>• where N is an integer.</li> </ul> <p>Diagram: (4M)</p> 
<p>4</p>	<p><b>Elaborate FSK demodulator with neat diagram. (8M) BTL2</b>  <b>Answer: page 344 – 345 LIC D. Roy Choudhury.</b></p> <ul style="list-style-type: none"> <li>• Capacitive coupling - at input to remove dc line. (1M)</li> <li>• At input of 565, loop locks to input frequency &amp; tracks it between 2 frequencies.</li> <li>• R1 &amp; C1 determine the free running frequency of VCO, (2M)</li> <li>• 3 stages RC ladder filter - to remove carrier component from output. (4M)</li> </ul> <p>Diagram:</p>  <p><b>Applications:</b> (1M)</p> <ul style="list-style-type: none"> <li>• Digital data communication, computer peripheral</li> <li>• Binary data transmits by means of carrier frequency - shifts between two preset frequencies.</li> <li>• This type of data transmission called frequency shift keying (FSK) technique.</li> <li>• The binary data retrieved by FSK demodulator.</li> </ul>
<p>5</p>	<p><b>Describe the working principle of a analog multiplier using emitter coupled transistor pair. (13M) (Nov/Dec 2014) BTL2</b>  <b>Answer: page 338 – 339 LIC D. Roy Choudhury</b></p>

- Gilbert multiplier cell - modification of the emitter coupled cell (2M)
- Allows four – quadrant multiplication. (2M)
- It forms the basis of the integrated circuit balanced Multipliers. (3M)
- Two cross- coupled emitter- coupled pairs in series connection with an emitter coupled pair form the structure of the Gilbert multiplier cell. (6M)

Circuit Diagram:




Explain in detail the block diagram PLL. (13M) BTL2


Answer: page 338 – 339 LIC D. Roy Choudhury

Circuit Diagram:

(7M)



- Center frequency of the PLL - free running frequency of the VCO, given by

	<ul style="list-style-type: none"> <li>• <math>f_{OUT} = 1.2/4R_1C_1</math> (2M)</li> <li>• where <math>R_1</math> &amp; <math>C_1</math> - an external resistor &amp; a capacitor connected to pins 8 &amp; 9.</li> <li>• VCO free-running frequency <math>f_{OUT}</math> adjusts externally with <math>R_1</math> &amp; <math>C_1</math> to be at center of input frequency range. (2M)</li> <li>• <math>C_1</math> can be any value; <math>R_1</math> must have a value between 2 k ohms and 20 K ohms.</li> <li>• Capacitor <math>C_2</math> connected between 7 &amp; +V.</li> <li>• Filter capacitor <math>C_2</math> should be large enough to eliminate variations in the demodulated output voltage in order to stabilize VCO frequency. (2M)</li> </ul>
7	<p><b>Explain the working principle of operational Transconductance Amplifier. (8M) BTL2</b>  <b>Answer: page 342 – 344 LIC D. Roy Choudhury</b></p> <ul style="list-style-type: none"> <li>• Makes use of dependence characteristic of transistor transconductance parameter on emitter current bias applied. (1M)</li> <li>• Simple differential circuit arrangement depicting the principle is shown in figure.</li> <li>• Relationship between <math>V_0</math>, <math>V_x</math> given by <math>V_0 = g_m R_L V_x</math> (2M)</li> <li>• where <math>g_m = I_{EE} / V_T</math> transconductance of stage. (1M)</li> <li>• Application of second input <math>V_y</math> to reference current source of differential amplifier varies <math>g_m</math>.</li> <li>• Thus, if <math>R_E I_{EE} \gg V_{BE}</math>, bias voltage <math>V_y</math> relates to <math>I_{EE}</math> by relation <math>V_y = I_{EE} R_E</math>.</li> <li>• Then, overall voltage transfer expression,</li> <li>• <math>V_0 = g_m R_L V_x = (V_y / V_T R_E) V_x R_L</math>  <math>= V_x V_y R_L / V_T R_E</math></li> </ul> <p>Diagram: (4M)</p> <p><b>3.3 Variable Transconductance Technique:</b></p>  <p><b>Fig. 3.9 Differential stage of the Tran conductance multiplier</b></p>
8	<p><b>Define capture range and lock range . (3M)</b>  <b>Explain the process of capturing the lock and also derive for capture range and lock range.(10M) BTL2</b>  <b>Answer: page 339 – 342 LIC D. Roy Choudhury</b></p> <ul style="list-style-type: none"> <li>• Lock range(Tracking range): (2M)        The lock range - range of frequencies over which PLL system follows changes in input frequency <math>f_{IN}</math>.</li> <li>• Capture range: (1M)</li> </ul>

	<p>Capture range - frequency range in which PLL acquires phase lock.</p> <ul style="list-style-type: none"> <li>• Always smaller than lock range. (1M)</li> <li>• If divider divides by <math>M</math>, it allows the VCO to multiply the reference frequency by <math>N / M</math>.</li> <li>• In some cases reference frequency constrains by other issues, - then reference divider - useful. (2M)</li> <li>• Frequency multiplication - attains by locking PLL to 'N'th harmonic of signal. (2M)</li> <li>• Let input to phase detector be <math>x_c(t)</math> (2M)</li> <li>• Output of voltage- controlled oscillator (VCO) - <math>x_r(t)</math> with frequency <math>\omega_r(t)</math>. (3M)</li> </ul>
--	--

**PART \*C**


1	<p><b>Explain with neat block diagrams, how PLL is used as (i) AM Detector (5M) (ii) FM Detector (5M) (iii) Frequency synthesizer (5M) (May/June 2012) BTL2</b></p> <p><b>Answer: page 342 – 344 LIC D. Roy Choudhury</b></p> <p>AM Detector: (5M)</p> <div style="text-align: center;"> </div> <p>FM Detector: (5M)</p> <ul style="list-style-type: none"> <li>• If PLL locks to a FM signal, VCO tracks instantaneous frequency of input signal.</li> <li>• Filtered error voltage which controls the VCO, maintains lock with input signal to get demodulated FM output.</li> <li>• VCO transfer characteristics determine linearity of demodulated output.</li> <li>• Since, VCO in IC PLL - highly linear, possible to realize highly linear FM demodulators.</li> </ul> <p>Frequency synthesizer: (5M)</p>
---	--



- Ability of a frequency synthesizer to generate multiple frequencies is the divider between the output and feedback input.
- This usually in form of a digital counter, with output signal acts as a clock signal.
- The counter preset to some initial count value,
- counts down at each cycle of clock signal.
- When it reaches zero, the counter output changes state and count value reloads.

a) List and define the various performance parameters of a multiplier IC. (5M) (May/June 2012). b) How the multiplier is used as voltage divider? (5M) (May/June 2012). c) How the multiplier is used as frequency doubler? (5M) (May/June 2012) BTL2  
 Answer: page 159 – 164 LIC D. Roy Choudhury  
 Multiplier IC figure 3.10 (5M)

2




**Fig. 3.10 Multiplier IC and its symbol**

- Circuit whose output voltage at any instant proportional to product of instantaneous value of two individual input voltages.
- Important applications of these multipliers - multiplication, division, squaring,
- square – rooting of signals, modulation, demodulation.

- Available as integrated circuits consists of op-amps and other circuit elements.
- The Schematic of a typical analog multiplier, namely, AD633 is shown in figure.

Voltage divider figure 3.14

(5M)





**Fig 3.14 divider circuit**

- No input signal current flow into inverting input terminal of op-amp, - virtual ground.
- Therefore, at the junction a,  $i_1 + i_2 = 0$ ,
- current  $i_1 = V_{num} / R$ , where  $R =$  input resistance.
- current  $i_2 = V_{om} / R$ . With virtual ground existing at a,
- $i_1 + i_2 = V_{num} / R + V_{om} / R = 0$
- $KV_{OA} V_{den} = - V_{num}$  or
- $v_{oA} = - v_{num} / K_{vden}$
- where  $V_{num}$  and  $V_{den}$  numerator, denominator voltages respectively.

Frequency Doubler figure 3.13

(5M)



**Fig. 3.13 (a) circuit diagram and (b) input-output waveform of frequency doubler**

- Squaring circuit connects for frequency doubling operation.
- Sine-wave signal  $V_i$  has a peak amplitude of  $A_v$ , frequency of  $f$  Hz.
- Output waveforms ripple with twice input frequency in rectified output of input signal.
- This forms principle of application of analog multiplier as rectifier of ac signals.

3 **i) Discuss the principle of operation of NE 565 PLL circuit. (10M)**


ii) How can PLL be modeled as a frequency multiplier. (5M) BTL4

Answer: page 337 – 338, 342 - 343 LIC D. Roy Choudhury

- Center frequency of PLL - free running frequency of VCO, given by
- $f_{OUT} = 1.2 / 4R_1C_1$  (2M)
- where  $R_1$  &  $C_1$  - an external resistor & capacitor connected to pins 8 & 9.
- VCO free-running frequency  $f_{OUT}$  adjusts externally with  $R_1$  &  $C_1$  (2M)
- $C_1$  can be any value;  $R_1$  must have a value between 2 k ohms and 20 K ohms.
- Capacitor  $C_2$  connected between 7 & +V.

Diagram:


(6M)



ii) Frequency multiplier

(5M)

- Divide by N network
- Frequency divider insert between the VCO & phase comparator.
- Output of the divider locks to  $f_{IN}$ .
- VCO runs at multiple of input frequency.
- Desired amount of multiplication obtains by selecting a proper divide-by-N network,
- where N is an integer.



Subject Code:EC8453

Year/Semester: II /04

Subject Name: LINEAR INTEGRATED CIRCUITS

Subject Handler: Dr.S. KAMATCHI

**UNIT IV - ANALOG TO DIGITAL AND DIGITAL TO ANALOG CONVERTERS**

Analog and Digital Data Conversions, D/A converter – specifications - weighted resistor type, R-2R Ladder type, Voltage Mode and Current-Mode R - 2R Ladder types - switches for D/A converters, high speed sample-and-hold circuits, A/D Converters – specifications - Flash type - Successive Approximation type - Single Slope type – Dual Slope type - A/D Converter using Voltage-to-Time Conversion - Over-sampling A/D Converters, Sigma – Delta converters.

**PART \* A**


Q.No.	Questions
1.	<p><b>Give the operation of basic sample and hold circuit. BTL1</b> A typical sample and hold circuit stores electric charge in a capacitor and contains at least one fast FET switch and at least one operational amplifier. To sample the input signal the switch connects the capacitor to the output of a buffer amplifier. The buffer amplifier charges or discharges the capacitor so that the voltage across the capacitor is practically equal, or proportional to, input voltage. In hold mode the switch disconnects the capacitor from the buffer. The capacitor is invariably discharged by its own leakage currents and useful load currents, which makes the circuit inherently volatile, but the loss of voltage (voltage drop) within a specified hold time remains within an acceptable error margin.</p>
2	<p><b>State the advantages and applications of sample and hold circuits. BTL1</b> A sample and hold circuit is one which samples an input signal and holds on to its last sampled value until the input is sampled again. This circuit is mainly used in digital interfacing, analog to digital systems, and pulse code modulation systems.</p>
3	<p><b>List the drawbacks of binary weighted resistor technique of D/A conversion. BTL1</b></p> <ul style="list-style-type: none"> <li>• Wide range of resistor values needed.</li> <li>• Difficulty in achieving and maintaining accurate ratios over a wide range of variations</li> </ul>
4	<p><b>What is the advantage and disadvantages of flash type ADC? BTL1</b> Flash type ADC is the fastest as well as the most expensive. The disadvantage is the number of comparators needed almost doubles for each added bit (For a n-bit convertor <math>2^{(n-1)}</math> comparators, <math>2n</math> resistors are required).</p>
5	<p><b>The basic step of a 9 bit DAC is 10.3 mV. If 00000000 represents 0Volts, what is the output for an input of 101101111? BTL2</b> The output voltage for input of 101101111 is = 10.3 mV (<math>1*2^8+0*2^7+1*2^6+1*2^5+0*2^4+1*2^3+1*2^2+1*2^1+1*2^0</math>) = 10.3 * <math>10^{-3}</math> * 367 = 3.78 V</p>
6	<p><b>Find the resolution of a 12 bit DAC converter. BTL1</b> Resolution (volts) = VFS/(<math>2^{12}-1</math>) = 1 LSB increment VFS – Full scale voltage</p>
7	<p><b>What are the advantages and disadvantages of R-2R ladder DAC? BTL1 Advantages:</b></p> <ul style="list-style-type: none"> <li>• Easier to build accurately as only two precision metal films are required.</li> </ul>

	<ul style="list-style-type: none"> <li>Number of bits can be expanded by adding more sections of same R/2R values.</li> </ul>
8	<p><b>What are the disadvantages of R-2R ladder DAC? BTL1</b> In this type of DAC, when there is a change in the input, changes the current flow in the resistor which causes more power dissipation which creates non-linearity in DAC.</p>
9	<p><b>Define Start of Conversion. BTL1</b> This is the control signal for start of conversion which initiates A/D conversion process.</p>
10	<p><b>Define End of Conversion. BTL1</b> This is the control signal which is activated when the conversion is completed.</p>
11	<p><b>What are the types of ADC? BTL1</b></p> <ul style="list-style-type: none"> <li>Flash (comparator) type converter</li> <li>Counter type converter</li> <li>Tracking or servo converter</li> <li>Successive approximation type converter</li> </ul>
12	<p><b>What are the types of DAC? BTL1</b></p> <ul style="list-style-type: none"> <li>Weighted resistor DAC</li> <li>R-2R Ladder</li> <li>Inverted R-2R Ladder</li> </ul>
13	<p><b>What is the difference between direct ADC and integrating type ADC? BTL1</b> The integrating type of ADC's do not need a sample/hold circuit at the input. It is possible to transmit frequency even in noisy environment or in an isolated form.</p>
14	<p><b>Define Resolution. BTL1</b> The resolution of a converter is the smallest change in voltage which may be produced at the output or input of the converter. Resolution (in volts) = <math>V_{FS}/2^n - 1 = 1</math> LSB increment. The resolution of an ADC is defined as the smallest change in analog input for a one bit change at the output.</p>
15	<p><b>What is meant by Accuracy? BTL1</b> It is the maximum deviation between the actual converter output &amp; the ideal converter output.</p>
16	<p><b>What is the purpose of DAC Monotonicity? BTL1</b> A monotonic DAC is one whose analog output increases for an increase in digital input.</p>
17	<p><b>Define Conversion time. BTL1</b> It is defined as the total time required to convert an analog signal into its digital output. It depends on the conversion technique used &amp; the propagation delay of circuit components. The conversion time of a successive approximation type ADC is given by <math>T_{(n+1)}</math> where T---clock period <math>T_c</math>---conversion time no of bits.</p>
18	<p><b>Define Relative accuracy. BTL1</b> Relative Accuracy is the maximum deviation after gain &amp; offset errors have been removed. The accuracy of a converter is also specified in form of LSB increments or % of full scale voltage.</p>
19	<p><b>Define dither. BTL1</b></p>

	Dither is very small amount of noise to add a before the A/D conversion.
20	<b>Define sampling period and hold period. BTL1</b> Time duration of capacitor to sample and hold the equal value of voltage input period is called as sampling period and the time duration of voltage across the capacitor at constant time duration is called as hold period.
21	<b>Define the term settling time. BTL1</b> It represents the time it takes for the output to settle within a specified band $\pm(1/2)$ LSB of its final value. It depends upon the switching time of the logic circuitry due to internal parasitic capacitances and inductances. Settling time ranges from 100ns to 10 $\mu$ s depending on word length and type of circuit used.
22	<b>Define conversion time. BTL1</b> It is the time taken for the D/A converter to produce the analog output for the given binary input signal. It depends on the response time of switches and the output of the Amplifier. D/A converters speed can be defined by this parameter. It is also called as setting time.
23	<b>Define slew rate and state its significance. (Apr/May 2010) BTL1</b> The circuit of successive approximation ADC consists of a successive approximation register (SAR), to find the required value of each bit by trial & error. With the arrival of START command, SAR sets the MSB bit to 1. The O/P is converted into an analog signal & it is compared with I/P signal. This O/P is low or high. This process continues until all bits are checked.
24	<b>What is the fastest ADC and why? (Nov/Dec 2010) BTL1</b> The circuit of successive approximation ADC consists of a successive approximation register (SAR), to find the required value of each bit by trial & error. With the arrival of START command, SAR sets the MSB bit to 1. The O/P is converted into an analog signal & it is compared with I/P signal. This O/P is low or high. This process continues until all bits are checked.
25	<b>An 8 bit DAC has a resolution of 20mV/bit. What is the analog output voltage for the digital input code 00010110(the MSB is the left most bit)?(Apr/May 2010) BTL2</b> The output voltage for input 00010110 is $=20 * 0 * 2^8 * 0 * 2^7 * 0 * 2^6 * 1 * 2^5 * 0 * 2^4 * 1 * 2^3 * 1 * 2^2 * 0 * 2^1$ $=20 * 44$ $=880 \text{ Mv}$
<b>PART * B</b>	
1	<b>With neat internal diagram, explain the following</b> <b>(i) Dual slope ADC (7M)</b> <b>ii) Successive Approximation ADC. (6M) BTL1</b> <b>Answer: page 361 – 365 LIC D.Roy Choudhury</b> Dual slope : (7M) In Integrating ADC, current, proportional to input voltage, charges a capacitor for a fixed time interval T charge. (2M) At the end of this interval, the device resets its counter and applies an opposite-polarity negative reference voltage to the integrator input. (2M) Because of this, the capacitor is discharged by a constant current until the integrator output voltage zero again. (1M) The T discharge interval is proportional to the input voltage level and the resultant final count

provides the digital output, corresponding to the input signal.  
Successive Approximation ADC:

(2M)  
(6M)



i) Estimate the working of R-2R ladder type DAC. (10M)  
ii) Compare binary weighted DAC with R-2R ladder network DAC. (3M) BTL1  
Answer: page 352 – 353, 349 - 351 LIC D.Roy Choudhury

Tabulation :

(3M)

**Table 4.2 operation of a R-2R ladder DAC**


Binary	Output voltage
000	0.00 V
001	-1.25 V
010	-2.50 V
011	-3.75 V
100	-5.00 V
101	-6.25 V
110	-7.50 V
111	-8.75 V

$V_{out} = - (V_{MSB} + V_n + V_{LSB}) = - (V_{Ref} + V_{Ref}/2 + V_{Ref}/4)$

(2M)

Diagram: (5M)





Enhancement of binary-weighted resistor DAC - R-2R ladder network. (1M)

DAC utilizes Thevenin's theorem in arriving at desired output voltages.

Disadvantage of the former DAC design - its requirement of several different precise input resistor values. (1M)

one unique value per binary input bit.

R-2R network consists of resistors with only two values - R and  $2xR$ . (1M)

If each input supplied either 0 volts or reference voltage, the output voltage will be an analog equivalent of the binary value of the three bits.

$V_{S2}$  corresponds to the most significant bit (MSB) while  $V_{S0}$  corresponds to the least significant bit (LSB).

**With circuit schematic explain analog switches using FET. (13M) BTL1**


**Answer: page 361 – 365 LIC D.Roy Choudhury**

Two types of analog switches. (1M)

3 Series and Shunt switch. (2M)

Switch operation is shown for both the cases  $V_{GS}=0$   $V_{GS}=V_G$  (off) (2M)

Diagram: (8M)



**Fig 4.13 Series and shunt Analog switches**

**i) Categorize the different sources of error in DAC. (7M)**

**ii) Analyze the types of errors in DAC. (6M) BTL4**

**Answer: page 349 – 355 LIC D.Roy Choudhury**

**Sampling rate**

(3M)


- The analog signal is continuous in time and it is necessary to convert this to a flow of digital values.
- It is therefore required to define the rate at which new digital values are sampled from the analog signal.
- The rate of new values is called the sampling rate or sampling frequency of the converter.
- The accuracy is limited by quantization error.

**Accuracy**

(4M)

- An ADC has several sources of errors.
- Quantization error and (assuming the ADC is intended to be linear) non-linearity is intrinsic to any analog-to-digital conversion.

	<ul style="list-style-type: none"> <li>• There is also a so called <i>aperture error</i> which is due to a clock jitter and is revealed when digitizing a time-variant signal (not a constant value).</li> <li>• These errors are measured in a unit called the <i>LSB</i>, which is an abbreviation for least significant bit.</li> </ul> <p>Quantization error (3M)</p> <ul style="list-style-type: none"> <li>• Quantization error is due to the finite resolution of the ADC, and is an unavoidable imperfection in all types of ADC.</li> <li>• The magnitude of the quantization error at the sampling instant is between zero and half of one LSB.</li> <li>• In the general case, the original signal is much larger than one LSB.</li> <li>• When this happens, the quantization error is not correlated with the signal, and has a uniform distribution.</li> </ul> <p>Non-linearity (3M)</p> <ul style="list-style-type: none"> <li>• These errors can sometimes be mitigated by calibration, or prevented by testing.</li> <li>• Important parameters for linearity are integral non-linearity (INL) and differential non-linearity (DNL).</li> <li>• These non-linearities reduce the dynamic range of the signals that can be digitized by the ADC, also reducing the effective resolution of the ADC.</li> </ul>
5	<p><b>Show the operation of any two direct type of ADC. (13M) BTL2</b>  <b>Answer: page 361 – 365 LIC D.Roy Choudhury</b></p> <p>Process extremely fast with a sampling rate of up to 1 GHz. (1M)</p> <p>Resolution however, limited because of large number of comparators, reference voltages required. (1M)</p> <p>Input signal fed simultaneously to all comparators. (1M)</p> <p>Priority encoder then generates a digital output that corresponds with the highest activated comparator. (1M)</p> <p>Diagram: (3M)</p>



**Fig.4.14 Flash ADC**

Successive Approximation method:

Bit-weighting conversion, similar to a binary.

(1M)


Analogue value rounded to the nearest binary value below,

Because the approximations are successive (not simultaneous), conversion takes one clock-cycle for each bit of resolution desired.

(1M)

Circuit Diagram:

(4M)



6

**Discuss in detail about the following Digital to Analog & Analog to Digital conversion techniques.**

i) Flash type ADC (6M)

ii) Weighted Resistor DAC. (7M) BTL1

Answer: page 358 – 360, 349 - 351 LIC D.Roy Choudhury

Process extremely fast with a sampling rate of up to 1 GHz. (1M)

Resolution however, limited because of large number of comparators, reference voltages required. (1M)

Input signal fed simultaneously to all comparators. (1M)

Priority encoder then generates a digital output that corresponds with the highest activated comparator. (1M)

Diagram: (2M)




Fig.4.14 Flash ADC


**Weighted Resistor DAC:**

For a n-bit DAC, the relationship between  $V_{out}$  and the binary input is as follows: (2M)

$$V_{OUT} = -\frac{V_{ref} R_f}{R} \sum_{i=1}^n \frac{a_i}{2^i}$$

The LSB, which is also the incremental step, has a value of - 0.625 V while the MSB or the full scale has a value of - 9.375 V. (1M)


Diagram: (4M)



i) Draw the diagram of sample and hold circuit. (7M)  
 ii) State how you will reduce its hold mode drop. (6M) BTL2  
**Answer: page 153 - 154 LIC D.Roy Choudhury**

Circuit Diagram:

(4M)



During sample mode, the SOP behaves just like a regular op-amp, in which the value of the output follows the value of the input. (1M)


During hold mode, the MOS transistors at the output node of the SOP are turned off while they are still operating in saturation, thus preventing any channel charge from flowing into the output of the SOP. (2M)

In addition, the SOP is shut off and its output is held at high impedance, allowing the charge on  $Ch$  to be preserved throughout the hold mode. (2M)

On the other hand, the output buffer of this S/H circuit is always operational during sample and hold mode and is always providing the voltage on  $Ch$  to the output of the S/H circuit. (1M)

Circuit Diagram :

(3M)




**Explain the working of a voltage to time converter and voltage to frequency converter.(7M)**  
**Construct the working of dual slope ADC and explain. (6M) BTL2**

**Answer: page 363 - 365 LIC D.Roy Choudhury**

Analog voltage required to be converted to a proportional time period. (1M)


As shown in diagram a negative reference voltage  $-V_R$  is applied to an integrator, whose output is connected to the inverting input of the comparator. output of the comparator is at 1 as long as the output of the integrator  $V_o$  is less than  $V_a$ .

Voltage to time converter: (3M)



8

Voltage to time conversion process: (3M)




Dual slope :

In Integrating ADC, current, proportional to input voltage, charges a capacitor for a fixed time interval  $T$  charge. (2M)

At the end of this interval, the device resets its counter and applies an opposite-polarity negative reference voltage to the integrator input. (2M)

Because of this, the capacitor is discharged by a constant current until the integrator output voltage zero again. (1M)

The  $T$  discharge interval is proportional to the input voltage level and the resultant final count

	provides the digital output, corresponding to the input signal. (1M)
	<b>PART *C</b>
	<p><b>With example explain the successive Approximation ADC Technique. (11M)</b>  <b>Discuss the important specification of Data Converters. (4M)</b>  <b>Answer: Page 361 - 363 LIC D.Roy Choudhury</b>                  Successive Approximation: (6M)</p>
1	 <p>bit-weighting conversion, similar to a binary. (1M)</p> <p>Analogue value rounded to the nearest binary value below, (1M)</p> <p>Because the approximations are successive (not simultaneous), (2M)</p> <p>conversion takes one clock-cycle for each bit of resolution desired. (1M)</p> <p>ii)Data converters:</p> <p>input n bit binary word D (1M)</p> <p>reference voltage Vr (1M)</p> <p>analog output signal (1M)</p> <p>output of DAC – voltage or current (1M)</p>
2	<p><b>Derive the Inverted or Current mode R-2R Ladder Digital to analog converter and explain. Examine the inverted R-2R ladder (refer above question) has R=Rf=10kΩ and VR=10V. Calculate the total current delivered to the op-amp and the output voltage when the binary input is 1110. (15M) BTL3</b></p> <p>Currents given as (4M)</p> <p><math>i_1 = V_{REF}/2R = (V_{REF}/R) 2^{-1}</math>,</p> <p><math>i_2 = (V_{REF}/2)/2R = (V_{REF}/R) 2^{-2} \dots \dots \dots</math></p> <p><math>i_n = (V_{REF}/R) 2^{-n}</math>.</p> <p>Relationship between the currents given as (4M)</p>



$i_2 = i_1/2$

$i_3 = i_1/4$


$i_4 = i_1/8$

$i_n = i_1/ 2^{n-1}$

Using bits to identify status of switches,

letting  $V_0 = -R_f i_o$  gives

$V_0 = - (R_f/R) V_{REF} (b_1 2^{-1} + b_2 2^{-2} + \dots + b_n 2^{-n})$  (7M)



- (i) Compare single slope ADC and dual slope ADC. (3M) BTL4
- (ii) Explain the working of dual slope A/D converter. (7M) BTL2
- (iii) For a particular dual slope ADC,  $t_1$  is 83.33ms and the reference voltage is 100mv. Calculate  $t_2$  if  $V_1$  is 100 mv and 2. 200 mv. (5M) BTL3

**Answer: page 363 - 366 LIC D.Roy Choudhury**

In Integrating ADC, current, proportional to input voltage, charges a capacitor for a fixed time interval T charge. (2M)

At the end of this interval, the device resets its counter and applies an opposite-polarity negative reference voltage to the integrator input. (2M)

Because of this, the capacitor is discharged by a constant current until the integrator output voltage zero again. (2M)

The T discharge interval is proportional to the input voltage level and the resultant final count provides the digital output, corresponding to the input signal. (3M)

$T_1 = t_2 - t_1 = \frac{2^n \text{ counts}}{\text{clock rate}}$  (3M)

$t_3 - t_2 = \frac{\text{digital count } N}{\text{clock rate}}$  (3M)

3

Subject Code:EC8453

Year/Semester: II /04

Subject Name: LINEAR INTEGRATED CIRCUITS

Subject Handler: Dr.S. KAMATCHI

UNIT V - WAVEFORM GENERATORS AND SPECIAL FUNCTION ICs	
Sine-wave generators, Multivibrators and Triangular wave generator, Saw-tooth wave generator, ICL8038 function generator, Timer IC 555, IC Voltage regulators – Three terminal fixed and adjustable voltage regulators - IC 723 general purpose regulator - Monolithic switching regulator, Low Drop – Out(LDO) Regulators - Switched capacitor filter IC MF10, Frequency to Voltage and Voltage to Frequency converters, Audio Power amplifier, Video Amplifier, Isolation Amplifier, Opto- couplers and fibre optic IC.	
<b>PART * A</b>	
Q.No.	Questions
1.	<b>What are the operating modes of a 555 timer? BTL1</b> <ul style="list-style-type: none"> <li>• Monostable mode</li> <li>• Astable mode</li> </ul>
2	<b>List out the applications of 555 timer. BTL1</b> <ul style="list-style-type: none"> <li>• Oscillator</li> <li>• pulse generator</li> <li>• ramp and square wave generator d. mono-shot multivibrator</li> <li>• burglar alarm</li> <li>• traffic light control.</li> </ul>
3	<b>Define sink current. BTL1</b> When the output is low, the load current that flows through cted between Vcc and o/p terminal is called sink current.
4	<b>Define source current. BTL1</b> When the output is high, the load current that flows through the load connected between ground and o/p terminal is called source current.
5	<b>What is the use of reset pin of 555 timer? BTL1</b> This is an interrupt for the timing device when pin 4 is grounded, it stops the working of device and makes it off.
6	<b>What is the purpose of control voltage pin (5) of 555 timer? BTL1</b> This pin is the inverting input terminal of comparator. This is reference level for comparator with which threshold is compared. If reference level is other than $2/3 VCC$ , then external input is to be given to pin 5. Pulse width modulation is possible due to pin 5.
7	<b>List out the major blocks in functional diagram of 555 timer. BTL1</b> The IC 555 timer combines the following elements. <ul style="list-style-type: none"> <li>• A relaxation oscillator</li> <li>• RS flip-flop</li> <li>• Two comparators</li> <li>• Discharge transistor</li> </ul>
8	<b>List the types of regulators? BTL1</b>

	<ul style="list-style-type: none"> <li>• Linear regulator</li> <li>• Switched regulator</li> </ul>
9	<p><b>Write the expression for pulse width of 555 timer in monostable mode. BTL1</b></p> <p>Pulse width <math>W = 1.1 RC</math> seconds  <math>R</math> – resistor in ohms,  <math>C</math> – capacitor in farads</p>
10	<p><b>Write the expression for total time period of 555 timer in astable mode. BTL1</b></p> <p><math>T = 0.693 (RA + 2 RB) C</math> seconds  Where <math>RA, RB</math> are resistors  <math>C</math> is capacitor</p>
11	<p><b>What is the frequency of oscillation of free running mode of 555 timer? BTL1</b></p> <p><math>F = 1.44 / (RA + 2 RB) C</math> Hz  Where <math>RA, RB</math> are resistors  <math>C</math> is capacitor</p>
12	<p><b>List out the applications of 555 timer in astable mode. BTL1</b></p> <ul style="list-style-type: none"> <li>• missing pulse detector</li> <li>• Linear ramp generator</li> <li>• Frequency divider</li> <li>• Pulse width modulation.</li> </ul>
13	<p><b>List out the applications of 555 timer in monostable mode. BTL1</b></p> <ul style="list-style-type: none"> <li>• FSK generator</li> <li>• Pulse-position modulator</li> </ul>
14	<p><b>Define voltage regulators and give the types. BTL1</b></p> <ul style="list-style-type: none"> <li>• A voltage regulator is an electronic circuit that provides a stable dc voltage independent of the load current, temperature, and ac line voltage variations.</li> <li>• The classification of voltage regulators:  Series / Linear regulators  Switching regulators.</li> </ul>
15	<p><b>What do you mean by linear voltage regulators? BTL1</b></p> <p>Series or linear regulator uses a power transistor connected in series between the unregulated dc input and the load and it conducts in the linear region .The output voltage is controlled by the continuous voltage drop taking place across the series pass transistor.</p>
16	<p><b>Define switched voltage regulators. BTL1</b></p> <p>Switching regulators are those which operate the power transistor as a high frequency on/off switch, so that the power transistor does not conduct current continuously. This gives improved efficiency over series regulators.</p>
17	<p><b>What are the advantages of adjustable voltage regulators over the fixed voltage regulators? BTL1</b></p> <ul style="list-style-type: none"> <li>• Improved line and load regulation by a factor of 10 or more.</li> <li>• Because of the improved overload protection, greater load current can be drawn.</li> </ul>

	<ul style="list-style-type: none"> <li>Improved reliability.</li> </ul>
18	<p><b>List out the parameters related to the fixed voltage regulators. BTL1</b></p> <ul style="list-style-type: none"> <li>Line regulation</li> <li>Load regulation</li> <li>Ripple rejection</li> <li>Output impedance</li> <li>Maximum power dissipation</li> <li>Rated output current</li> </ul>
19	<p><b>Define dropout voltage of a fixed voltage regulator. BTL1</b> It is the minimum voltage that must exist between input and output terminals. For most of regulators, it is 2 to 3 volts.</p>
20	<p><b>What is an opto-coupler IC? Give examples. BTL1</b></p> <ul style="list-style-type: none"> <li>Opto-coupler IC is a combined package of a photo-emitting device and a photosensing device.</li> <li>Examples for opto-coupler circuit : LED and a photo diode, LED and photo transistor, LED and Darlington.</li> <li>Examples for opto-coupler IC : MCT 2F , MCT 2E</li> </ul>
21	<p><b>Mention the advantages of opto-couplers. BTL1</b></p> <ul style="list-style-type: none"> <li>Better isolation between the two stages.</li> <li>Impedance problem between the stages is eliminated.</li> <li>Wide frequency response.</li> </ul>
22	<p><b>Why do switching regulators have better efficiency then series regulators? (May/June 2012) BTL1</b> In switching regulators, the transistor is operated in cut off region or saturation region. In cut off region, there is no current and hence power dissipation is almost zero. In the saturation region there is negligible voltage drop across it hence the power dissipation is almost zero.</p>
23	<p><b>List the important parts of regulated power supply. (April/May2010) BTL1</b></p> <ul style="list-style-type: none"> <li>Reference voltage circuit</li> <li>Error amplifier</li> <li>Series pass transistor</li> <li>Feedback network</li> </ul>
24	<p><b>What are the advantages of a switch mode power supplies? (April/May2010) BTL1</b></p> <ul style="list-style-type: none"> <li>Smaller size</li> <li>Lighter weight (from the elimination of low frequency transformers which have a high weight)</li> <li>Lower heat generation due to higher efficiency.</li> </ul>
25	<p><b>What are the disadvantages of linear voltage regulators? (Nov/Dec2011) BTL1</b> The input step down transformer is bulky and expensive because of low line frequency. Because of low line frequency, large values of filter capacitors are required to decrease the ripple. Efficiency is reduced due to the continuous power dissipation by the transistor as it operates in the linear region.</p>
<b>PART * B</b>	

Write a short notes on

**Opto couplers (4M)**

**Switched capacitor filter (4M)**

**Audio power amplifier (5M) BTL2**

**Answer: page 288 – 293,193 LIC D.Roy Choudhury**

**Opto couplers:**

Opto couplers or Opto isolators is a combination of light source & light detector in the same package. (2M)

They are used to couple signal from one point to other optically, by providing a complete electric isolation between them. This kind of isolation is provided between a low power control circuit & high power output circuit, to protect the control circuit.

**Characteristics of opto coupler:**

(i) Current Transfer Ratio: (1M)

It is defined as the ratio of output collector current ( $I_c$ ) to the input forward current ( $I_f$ )

$CTR = I_c / I_f * 100\%$ . Its value depends on the devices used as source & detector.

(ii) Isolation voltage between input & output:

It is the maximum voltage which can exist differentially between the input & output without affecting the electrical isolation voltage is specified in K Vrms with a relative humidity of 40 to 60%.


(iii) Response Time:

Response time indicates how fast an opto coupler can change its output state. Response time largely depends on the detector transistor, input current & load resistance.

(iv) Common mode Rejection:


Even though the opto couplers are electrically isolated for dc & low frequency signals, an impulsive input signal (the signal which changes suddenly) can give rise to a displacement current  $I_c = C_f * dv/dt$ .

Diagram: (2M)




Switched capacitor filter:

(4M)



Audio Power amplifier:

(5M)



LM380 circuit description:

It is connected of 4 stages,

- PNP emitter follower
- Differential amplifier
- Common emitter
- Emitter follower

2


**Demonstrate the functional diagram of LM 380 power amplifier. (13M) BTL4**

**Illustrate the essential characteristics of power amplifier.**

**Answer: page 188 - 193 LIC D.Roy Choudhury**


Diagram :

(6M)





Circuit Diagram:

(7M)



## Features of LM380:

- Internally fixed gain of 50 (34dB)
- Output is automatically self centering to one half of the supply voltage.
- Output is short circuit proof with internal thermal limiting.
- Input stage allows the input to be ground referenced or ac
- Wide supply voltage range (5 to 22V).

	<ul style="list-style-type: none"> <li>• High peak current capability.</li> <li>• High impedance.</li> </ul>
<p>3</p>	<p><b>What are 555 timers? Explain the working of 555 timer as Monostable Multivibrator. Derive an expression for the frequency of oscillation with relevant waveforms. (10M) BTL1</b>  <b>Answer: page 312 - 317 LIC D.Roy Choudhury</b></p> <p>Initially when the output is low, i.e. the circuit is in a stable state, transistor Q1 is ON &amp; capacitor C is shorted to ground. (2M)</p> <p>The output remains low. During negative going trigger pulse, transistor Q1 is OFF, which releases the short circuit across the external capacitor C &amp; drives the output high. (2M)</p> <p>Now the capacitor C starts charging toward Vcc through RA. (2M)</p> <p>When the voltage across the capacitor equals 2/3 Vcc, upper comparator switches from low to high. i.e. Q = 0, the transistor Q1 = OFF ; the output is high. (4M)</p> <p>Diagram &amp; waveform:</p>  
<p>4</p>	<p><b>Analyze and explain the operation of switching regulator with neat diagram. (8M)</b></p>



Examine the operation of frequency to voltage converters. (5M) BTL4

Answer: page 255 – 257 LIC D.Roy Choudhury


Switching regulator:

(3M)

- Unregulated dc supply voltage at the input between 9.5V & 40V
- Adjustable regulated output voltage between 2 to 3V.
- Maximum load current of 150 mA ( $I_{Lmax} = 150mA$ ).
- With the additional transistor used,  $I_{Lmax}$  upto 10A is obtainable.
- Positive or Negative supply operation
- Internal Power dissipation of 800mW.
- Built in short circuit protection.
- Very low temperature drift.
- High ripple rejection.

Diagram:

(5M)



Frequency to voltage converters:

(5M)

F-V convertor produces an output voltage whose amplitude is a function of input signal frequency.

$V_0 = k_f f$   $k_f$  is sensitivity of F-V convertor

It is basically a FM discriminator.




Fig.5.45 Frequency To Voltage Converter using VFC32 (V-F)




Fig.5.46 F-V Converter using VF32 and input and output characteristics

5 **Show the working of Astable Multivibrator using op-amp. (8M)**


**Recall any one application of Astable Multivibrator. (5M) BTL2**

**Answer: page 318 – 323,312 - 317 LIC D.Roy Choudhury**

Astable multivibrator:

The two states of circuit are only stable for a limited time and the circuit switches between them with the output alternating between positive and negative saturation values. (2M)

Diagram: (6M)




R1,R2 1K0  
R3 2K2  
C1 0.1μF

Square wave oscillator: (5M)

Without reducing RA = 0 ohm, the astable multivibrator can be used to produce square wave output. Simply by connecting diode D across Resistor RB.

The capacitor C charges through RA & diode D to approximately  $\frac{2}{3}V_{cc}$  & discharges through RB & Q1 until the capacitor voltage equals approximately  $\frac{1}{3}V_{cc}$ , then the cycle repeats. To obtain a square wave output, RA must be a combination of a fixed resistor & potentiometer so that the potentiometer can be adjusted for the exact square wave.



(i) Define voltage regulator and explain the working of Linear Voltage regulator with neat circuit diagram using op-amps. (8M)

(ii) List any two important features of linear voltage regulator IC723. (5M) BTL1

Answer: page 241-248 LIC D.Roy Choudhury

Factors affecting the output voltage: (3M)

- $I_L$  (Load Current)
- $V_{IN}$  (Input Voltage)
- T (Temperature)

IC Voltage Regulators: (5M)


They are basically series regulators.

Important features of IC Regulators:

- Programmable output
- Facility to boost the voltage/current
- Internally provided short circuit current limiting
- Thermal shutdown
- Floating operation to facilitate higher voltage output

6

### IC Voltage Regulator



	<p>Diagram: <span style="float: right;">(5M)</span></p>
<p>7</p>	<p><b>Illustrate the function of 555 timer in Astable mode. (13M) BTL4</b>  <b>Derive the expression for the pulse width.</b></p> <p>Diagram: <span style="float: right;">(7M)</span></p>




Fig.5.24 Astable Multivibrator




Fig. 5.25 Waveforms of Astable multivibrator

Astable multivibrator, often called a free running multivibrator, is a rectangular wave generating circuit. (2M)


Unlike the monostable multivibrator, this circuit does not require an external trigger to change the state of the output, hence the name free running. (2M)

However, the time during which the output is either high or low is determined by 2 resistors and capacitors, which are externally connected to the 555 timer. (2M)

**Explain IC 555 timer. (8M) BTL2**

Diagram:

(5M)



8

	<p>In the Stable state: (3M)</p> <ul style="list-style-type: none"> <li>• The output of the control FF is high. This means that the output is low because of power amplifier which is basically an inverter. <math>Q = 1</math>; Output = 0</li> <li>• At the Negative going trigger pulse:</li> <li>• The trigger passes through (<math>V_{cc}/3</math>) the output of the lower comparator goes high &amp; sets the FF. <math>Q = 1</math>; <math>Q = 0</math></li> <li>• At the Positive going trigger pulse: It passes through <math>2/3V_{cc}</math>, the output of the upper comparator goes high and resets the FF. <math>Q = 0</math>; <math>Q = 1</math></li> <li>• The reset input (pin 4) provides a mechanism to reset the FF in a manner which overrides the effect of any instruction coming to FF from lower comparator.</li> </ul>
	<b>PART *C</b>
1	<p><b>With a neat diagram explain blocks and function of IC723. (15M) BTL4</b> (9M)</p> <p>Features of IC723:</p> <p>Unregulated dc supply voltage at the input between 9.5V &amp; 40V</p> <p>Adjustable regulated output voltage between 2 to 3V.</p> <p>Maximum load current of 150 mA (<math>I_{Lmax} = 150mA</math>).</p> <p>With the additional transistor used, <math>I_{Lmax}</math> upto 10A is obtainable.</p> <p>Positive or Negative supply operation</p> <p>Internal Power dissipation of 800mW.</p> <p>Built in short circuit protection.</p> <p>Very low temperature drift.</p> <p>High ripple rejection. (6M)</p> <p>Diagram:</p>





Fig. 5.29 Functional block diagram of IC723

Develop the basic principle of function generator? Draw the schematic of ICL 8038 function generator and discuss its features. (7M)

(ii) Solve the expression for the frequency of a triangular waveform generator and explain the circuit. (8M) BTL4

Diagram:

(7M)



Important features of IC 8038:

- All the outputs are simultaneously available.
- Frequency range : 0.001Hz to 500kHz
- Low distortion in the output wave forms.

- Low frequency drifts due to change in temperature.
- Easy to use.




Diagram:

(8M)

### 5.2.3 Triangular Wave Generator Circuit:




Fig. 5.9 Circuit diagram of Triangular waveform generator

Write some applications of IC 555 Timer Monostable Mode of Operation. BTL4

3

(a) Frequency Divider:

(5M)


- The 555 timer as a monostable mode.
- It can be used as a frequency divider by adjusting the length of the timing cycle  $t_p$  with respect to the time period  $T$  of the trigger input.
- To use the monostable multivibrator as a divide by 2 circuit, the timing interval  $t_p$  must be a larger than the time period of the trigger input.



- [Divide by 2,  $t_p > T$  of the trigger] By the same concept, to use the monostable multivibrator as a divide by 3 circuit,  $t_p$  must be slightly larger than twice the period of the input trigger signal & so on, [ divide by  $3t_p > 2T$  of trigger]

(b) Pulse width modulation:

(5M)



**Fig.5.20 Pulse Width Modulation**

- Pulse width of a carrier wave changes in accordance with the value of a
- incoming (modulating signal) is known as PWM.
- It is basically monostable multivibrator. A modulating signal is fed in to the control voltage (pin 5).
- Internally, the control voltage is adjusted to  $2/3 V_{cc}$  externally applied modulating signal changes the control voltage level of upper comparator.
- As a result, the required to change the capacitor up to threshold voltage level changes, giving PWM output.

(c) Pulse Stretcher:

(5M)

- This application makes use of the fact that the output pulse width (timing interval) of the monostable multivibrator is of longer duration than the negative pulse width of the input trigger. As such, the output pulse width of the monostable multivibrator can be viewed as a stretched version of the narrow input pulse, hence the name "Pulse stretcher".
- Often, narrow –pulse width signals are not suitable for driving an LED display, mainly because of their very narrow pulse widths. In other words, the LED may be flashing but not be visible to the eye because its on time is infinitesimally small compared to its off time.
- The 55 pulse stretcher can be used to remedy this problem. The LED will be ON during the timing interval  $t_p = 1.1RAC$  which can be varied by changing the value of  $R$  &  $C$ .




Fig.5.23 Pulse Stretcher